



Model Answer

Midterm Exam

(25 points)

Name:

B.N.:

Section:

"I have neither given nor received unauthorized aid on this examination, nor have I concealed any violations of the Honor Code."

Signature:

Unless otherwise stated, in the following problems, use the device data shown in the following table and assume that $V_{DD} = 3V$ where necessary. All device dimensions are in microns.

Parameter	NMOS	PMOS	Units
$ V_{th} $	0.7	0.8	V
λ	0.1	0.2	V^{-1}
$K' = \mu C_{ox}$	139	38	$\mu A/V^2$

Question #1: (5 points)

Chose the correct answer for each of the following questions:


each point +0.5

- To reduce the channel length modulation effect (λ) of a MOS transistor,
 - Reduce L
 - Reduce W
 - Increase L
 - Increase W
- For a MOSFET in SAT region, to keep the drain current constant while increasing the transistor's aspect ratio (W/L),
 - Increase V_{GS}
 - Reduce V_{ov}
 - Reduce V_{GS}
 - b and c
- For a PMOS transistor in SAT region, the drain current is proportional to
 - $V_{GS} - V_{THP}$
 - $V_{SG} - V_{THP}$
 - $V_{SG} + V_{THP}$
 - $V_{SG} + |V_{THP}|$
- For a PMOS as an ON switch, the lowest R_{on} is achieved when the gate is connected to
 - GND
 - VDD/2
 - VDD
 - It depends
- Which V_A corresponds to higher r_o ?
 - 50V
 - +50V
 - 100V
 - +100V
- For two identical transistors having a size of (W/L) and are connected in series, the effective size of the combined two transistors is:
 - W/L
 - $W/2L$
 - $2W/L$
 - $2W/2L$
- For the circuit shown below, the FULL range of V_D that will simultaneously bias the NMOS and PMOS in the saturation region is:

$$V_{OV1} = V_{GS1} - V_{th} = 2.5 - 1 = 1.5V$$

$$V_{OV2} = V_{SG2} - |V_{th}| = (5 - 2.5) - 1 = 1.5V$$



$$V_{OV1} \leq V_D \leq V_{DD} - V_{OV2}$$



- a) $0.0 \leq V_D \leq 5.0$
c) $1.5 \leq V_D \leq 3.5$

- b) $1.0 \leq V_D \leq 4.0$
d) $2.0 \leq V_D \leq 3.0$


8. For the circuit shown below, assume $\lambda = 0$, I_{out} is equal to:



- a) $0.5I_{ref}$
c) $2I_{ref}$

- b) I_{ref}
d) $4I_{ref}$


9. For the cascode current mirror shown below, assume all transistors are operating in saturation. If $(W/L)_0 = (W/L)_2 = 20$ and $(W/L)_1 = 10$. What should $(W/L)_3$ be for a proper operation?



- a) 10
c) 20

- b) 30
d) 40

10. For the common source amplifier shown below, assume M1 is in saturation and $\lambda = 0$. The small signal gain is:



$$\frac{v_x}{v_{in}} = -2g_m R$$

$$\frac{v_{out}}{v_x} = 1/2$$


$$\frac{v_{out}}{v_{in}} = -g_m R$$

- a) $A_v = -0.5g_m R$
c) $A_v = -2g_m R$

- b) $A_v = -g_m R$
d) $A_v = -4g_m R$

Question #2: (6 points)

- a) (2 Points) For the circuit shown below, derive an expression for the DC value of the V_{out} as a function of bias voltages V_{B1} and V_{B2} . Assume both transistors are in SAT, $K_p = K_n$ and $V_{THN} = |V_{THP}|$. Ignore the channel length modulation ($\lambda = 0$).



$$I_{D1} = I_{D2} \quad (1)$$

$$\frac{1}{2} K_p (V_{SG2} - |V_{THP}|)^2 = \frac{1}{2} K_n (V_{GS1} - V_{THN})^2$$

$$V_{out} - V_{B1} - |V_{THP}| = V_{B2} - V_{out} - V_{THN}$$

$$2 V_{out} = V_{B1} + V_{B2}$$

$$V_{out} = \frac{V_{B1} + V_{B2}}{2}$$


///
(1)

b) (4 Points) For the circuit shown below, $V_{Bias1} = V_{Bias2} = 1.6V$, $W/L = 10/0.1$ and $I_{SS} = 7mA$.

I. Calculate the DC value of V_{out} .

II. What is the voltage across I_{SS} ?

Ignore the channel length modulation ($\lambda = 0$).



Assume All SAT

M_1, M_2, M_3 have the same V_{GS}

$$I_D \propto \left(\frac{W}{L}\right) \Rightarrow I_{D3} = 2I_{D2} = 4I_{D1} \rightarrow \text{I} \quad \text{①}$$

$$I_{D1} + I_{D2} + I_{D3} = 7mA \Rightarrow \text{II} \quad \text{②}$$

from ① and ② $\Rightarrow I_{D1} = 1mA, I_{D2} = 2mA, I_{D3} = 4mA$

$$V_{out} = V_{DD} - I_{D1}R_1 = 3 - 1mA \times 2k\Omega = 1V \quad \text{③} \quad \text{①}$$

$$V_{GS1} = V_{th} + \sqrt{\frac{2I_{D1}}{K_{n1}}} \quad K_{n1} = \mu_n C_{ox} \left(\frac{W}{L}\right)_1 = 13.9 mA/V^2$$

$$= V_{th} + \sqrt{\frac{2 \times 1}{13.9}} = 0.7 + 0.38 = 1.08V \quad \text{④} \quad \text{①}$$

$$V_{S1} = V_{S2} = V_{S3} = V_S = V_{I_{SS}} = 1.6 - 1.08 = 0.52V \quad \text{⑤} \quad \text{①}$$

Check Assumption
of M_1

$$V_{DS1} = V_{DD} - I_{D1}R_1 - V_S$$

$$= 1 - 0.52 = 0.48V$$

$$V_{OV1} = V_{GS1} - V_{th} = 0.38V$$

$$V_{DS1} \geq V_{OV1}$$

$\therefore SAT$

Check Assumption
of M_2

$$V_{DS2} = V_{DD} - I_{D2}R_2 - V_S$$

$$= 3 - 2 - 0.52$$

$$= 0.48V$$

$$V_{OV2} = 0.38V$$

$$V_{DS2} \geq V_{OV2}$$

$\therefore SAT$

check Assumption
of M_3

$$V_{DS3} = V_{DD} - V_S$$

$$= 3 - 0.52 = 2.48$$

$$V_{OV3} = 0.38V$$

$$V_{DS3} \geq V_{OV3}$$

$\therefore SAT$


Page 4/9

Question #3: (7 points)

For the current mirror circuit shown below, $I_{ref} = 100\mu A$. M4 and M5 double cascode the current source M2. Transistors M1 – M5 are identical having size of $W/L = 10/0.1$. Both M6 and M7 are used to bias cascode devices.

Assume all transistors are in saturation. Consider channel length modulation.

- What is I_{out} ?
- What is the minimum value of V_P that ensures M2, M4 and M5 are in SAT?
- What is the optimal value of V_P that ensures there is no current mismatch between I_{out} and I_{ref} ?
- What is the optimal bias voltage V_{b1} for M3/M4?
- What is the optimal bias voltage V_{b2} for M5?
- What is the size of M7 (W/L)₇ required to generate the bias voltage V_{b2} obtained in (e)? Ignore λ in your calculations. Assume $V_{th} = 0.3V$.



- $I_{out} = I_{ref} = 100\mu A$ (1)
- $V_{P,min} = V_{ov2} + V_{ov4} + V_{ov5}$ (1.5)
- $V_{P,opt} = V_{gs} + V_{ov5} = V_{GS1} + V_{ov5}$ (1)
- $V_{b1,opt} = V_{GS3,4} + V_{ov1,2}$ (1.5)
- $V_{b2,opt} = V_{GS5} + V_{GS1}$ (1)
- $V_{G7} = V_{GS5} + V_{GS1} = 2V_{GS1}$

$$V_{th} + \sqrt{\frac{2 \cdot I_{ref}}{K_{n1}}} = 2 \left[V_{th} + \sqrt{\frac{2 I_{ref}}{K_{n1}}} \right]$$

$$\sqrt{\frac{I_{ref}}{2 \mu_n C_{ox} (W/L)_7}} = V_{th} + 2 \sqrt{\frac{2 I_{ref}}{K_{n1}}}$$

$$\mu_n C_{ox} = 0.139 \text{ mA/V}^2$$

$$K_{n1} = 0.139 \times \frac{10}{0.1} = 13.9 \text{ mA/V}^2$$

Continue solution of (f)

$$\sqrt{\frac{0.1}{2 \times 0.139 \times (W/L)_7}} = 0.3 + \sqrt{\frac{0.2}{13.9}}$$

$$(W/L)_7 = 1.234 = \frac{0.1234}{0.1}$$


(1)

#

Question #4: (7 points)

For the amplifier shown below, assume M1 and M2 are identical and in saturation.

- What is the DC current in M1 and M2? (Ignore λ here only).
- What is the DC voltage of V_{out} ?
- What is the configuration of this amplifier?
- Draw the small signal model.
- Derive an expression for the amplifier transconductance (G_m)
- Derive an expression for the amplifier output impedance (R_{out})
- Derive an expression for the small signal gain ($A_v = v_{out}/v_{in}$)




a) $I_{D1} = I_{D2} = \frac{I_{SS}}{2} \Rightarrow g_{m1} = g_{m2} = g_m$
 (because $V_{GS1} = V_{GS2}$, $(\frac{W}{L})_1 = (\frac{W}{L})_2$) 0.5


b) $V_{out} = V_{DD} - \frac{I_{SS}}{2} R$ 0.5

c) Common Source with degeneration and Resistive load 0.5

d) M2 in small signal is diode connected.



e) To calculate G_m :



$$i_{out} = -g_{m1} v_{gs1} + \frac{v_s}{r_{o1}}$$

$$v_g = v_{in}$$

$$v_s = -i_{out} \times (r_{o2} \parallel 1/g_{m2})$$

$$i_{out} \left[1 + g_{m1} (r_{o2} \parallel 1/g_{m2}) + \frac{r_{o2} \parallel 1/g_{m2}}{r_{o1}} \right] = -g_{m1} v_{in}$$

$$G_m = \frac{i_{out}}{v_{in}} = \frac{-g_{m1}}{1 + g_{m1} (r_{o2} \parallel 1/g_m) + \frac{r_{o2} \parallel 1/g_m}{r_{o1}}}$$

This page is left blank intentionally!


(f) To calculate Z_{out} :

(1.5)

$$i_{t1} = g_{m1} V_{gs1} + \frac{V_t - V_s}{r_{o1}}$$

$$V_{gs1} = V_g - V_s = 0 - V_s = -V_s$$

$$V_s = i_t * (r_{o2} \parallel \frac{1}{g_{m2}})$$



$$i_{t2} = -g_{m1} V_s + \frac{V_t}{r_{o1}} - \frac{V_s}{r_{o1}}$$

$$= -g_{m1} (r_{o2} \parallel \frac{1}{g_{m2}}) i_t - \frac{(r_{o2} \parallel \frac{1}{g_{m2}})}{r_{o1}} i_t + \frac{V_t}{r_{o1}}$$

$$i_t \left(r_{o1} + g_{m1} r_{o1} (r_{o2} \parallel \frac{1}{g_{m2}}) + (r_{o2} \parallel \frac{1}{g_{m2}}) \right) = V_t$$

$$Z_{down} = \frac{V_t}{i_t} = r_{o1} + (r_{o2} \parallel \frac{1}{g_{m2}}) + g_{m1} r_{o1} (r_{o2} \parallel \frac{1}{g_{m2}})$$

$$Z_{out} = R \parallel Z_{down}$$

(g) $A_v = G_m * R_{out}$

(1)

$$A_v = \frac{-g_{m1} \left[r_{o1} + (r_{o2} \parallel \frac{1}{g_{m2}}) + g_{m1} r_{o1} (r_{o2} \parallel \frac{1}{g_{m2}}) \right]}{1 + g_{m1} (r_{o2} \parallel \frac{1}{g_{m2}}) + \frac{r_{o2} \parallel \frac{1}{g_{m2}}}{r_{o1}}}$$

#