FLES is the first-level event selector of the CBM project. For the timeslice building, the FLESnet software uses
tightly coupled processes. Unfortunately, slow processes and network congestion cause a serious performance bottleneck, especially in large systems. We, therefore, developed a scheduling mechanism to minimize the synchronization overhead and enhance the scalability. We highlight the main components of our new scheduling mechanism and we show how it enhances the performance of FLESnet on large deployments.

FLES is the first-level event selector of the CBM project. The system prototype, FLESnet, natively uses InfiniBand for communication, which limits the portability to other interconnects that may be of interest when the actual analysis cluster is built. We adopt FLESnet to Libfabric, a generic networking framework, and explain how this framework is used for time-slice building with efficient, zero-copy data transfers. We discuss preliminary benchmarking results of the new implementation using the Cray GNI interconnect with Intel Xeon Phi processors.

This document provides guidance to federal, State and local Traffic Incident Management (TIM) programs and their involved partners on the components needed to develop and sustain a successful fullfledged TIM program. The objectives of this primer are to: œ(1) Identify and summarize the current state of TIM practice and activities at the national and State/local levels. (2) Identify and summarize gaps found in TIM activities/information for national and State/local departments and agencies. (3) Identify and outline a framework for achieving a complete TIM program for the different levels of government utilizing national guidelines. (4) Outline the key elements that are contained in successful TIM programs. A key objective for this document is to address the actual challenges that different TIM stakeholders with varied levels of responsibility face in their current TIM practices on a day to day basis.

n/a

n/a

A decision feedback equalizer, transceiver, and method are provided, the equalizer having at least one comparator, the at least one comparator comprising a first stage, comprising a main branch having two track switches with a resistive load, an offset cancellation branch, a plurality of tap branches with transistor sizes smaller than the main branch, in which previous decisions of the equalizer are mixed with the tap weights using current-mode switching, and a cross coupled latch branch; and a second stage, comprising a comparator module for making decisions based on the outputs of the first stage and a clock input, and a plurality of flip-flops for storing the output of the comparator module.