Constructing Effective UVM testbench for DRAM Memory Controllers

Citation:
Salah, K., and H. Mostafa, "Constructing Effective UVM testbench for DRAM Memory Controllers", IEEE International Conference on Next Generation Circuits and Systems (NGCAS 2018), Malta, In Press. copy at www.tinyurl.com/ybohm9w8