A 500 MS/s 6-Bits Delay Line ADC with Inherit Sample & Hold
- Citation:
- Ali, A., A. Hassan, M. Ali, M. Hassoubh, N. Mohamed, W. M. Ismail, M. Refky, and H. Mostafa,
"A 500 MS/s 6-Bits Delay Line ADC with Inherit Sample & Hold",
IEEE International Conference on Microelectronics (ICM 2014), Doha, Qatar, IEEE, pp. 96-99, 2014.
copy at www.tinyurl.com/j48lmoy
Preview | Attachment | Size |
| [PDF] | 310.19 KB |