A VCO-Based MPPT Circuit for Low-Voltage Energy Harvesters

Ali H. Hassan, Esraa M. Hamed, Eman Badr, Omar El Sharqawy, Tawfik Ismail, S. R. I. Gabran, Yehea Ismail, and Hassan Mostafa

1,2,3,4,8Electronics and Communications Engineering Department, Cairo University, Giza 12613, Egypt
5Department of Engineering Applications of Laser, National Institute of Laser Enhanced Science, Cairo University
6Novela Incorporated
7,8Center for Nanoelectronics and Devices, AUC and Zewail City of Science and Technology, New Cairo 11835, Egypt

Email: {ali.h.hassan@ieee.org, e.hamed@nu.edu.eg, eng.emanbadr@gmail.com, omarelsharqawy@hotmail.com, tawfik@niles.cu.edu.eg, salam.gabran@novelainc.com, y.ismail@aucegypt.edu, hmoustafa@aucegypt.edu, and hmostafa@uwaterloo.ca}

Abstract—Thermal energy harvesting has many key challenges such as getting a sufficient output power, while achieving maximum power efficiency from thermoelectric generators (TEGs). A new VCO-based MPPT circuit for low-power applications is introduced. The proposed MPPT circuit is used in conjunction with Pelliconi charge pump forming a low-power thermal energy harvesting system. This system models the temperature difference between TEG module layers by 0.25V that is boosted to 3V. A prototype is implemented using UMC 130nm technology process, which achieves 61.6 % power efficiency, with output voltage level approximately 3V at maximum load current of 60 μA.

Keywords—energy harvesting, maximum power point tracking, VCO-based control, thermoelectric harvester, bio-medical applications

I. INTRODUCTION

Nowadays, many researchers are looking for harvesting electrical power from human energy resources or environmental energy sources for micro scale electronic systems such as bio-medical implants, and wireless sensor networks (WSNs). Most of these applications depend on a battery to power on. However, there are a lot of drawbacks for using batteries such as: 1) limited life time, and 2) May be fabricated from toxic/hazardous chemicals or metal. Therefore, it would be better if the batteries life is extended for several years through the micro-scale energy harvesting system.

Energy harvesting is collecting ambient energy in different forms (i.e. thermal, piezo, and solar) [1]. Then, the harvested energy is transformed into an electrical signal using a certain transducer. The transducer output voltage has to be stepped up to maintain the required supply voltage. Moreover, the excess energy is stored in an energy reservoir such as a super capacitor or a rechargeable battery.

A large number of maximum power point tracking (MPPT) techniques has been widely reported in the last few years. Some of these techniques are: 1) Perturb and Observe donated by P&O [2], an MPPT algorithm which is considered as one of the most commonly used algorithms in energy harvesting, 2) Three Point Weight Comparison [3], 3) Open Circuit Voltage [4], and 4) closed loop MPP [5-6]. These MPPT techniques are evaluated considering different types of isolation, irradiance variations, and the energy supplied by the whole system. In this paper, a new MPPT circuit is proposed to achieve a maximum power efficiency at maximum load current.

The system, shown in Fig. 1, consists of thermoelectric generator (TEG) module, modelled as a DC voltage source, where the output power level of TEG is proportional to the difference in temperature on its plate. Then, the output of transducer (VTED) is used as an input source for Pelliconi charge pump that achieves maximum efficiency through the proposed VCO-based MPPT circuit. Finally, the output voltage from the charge pump is stored using a battery. Also, the output battery is used to act as an external supply voltage for supplying MPPT circuit. Since, the proposed MPPT circuits requires multiple supply voltage levels that are generated through voltage dividers with high resistance for less power consumption.

The rest of the paper is organized as following: in section II, charge pump operation principle is presented. Then, the proposed VCO-based MPPT circuit is introduced in section III, while the simulation results are given in Section IV. Finally, a conclusion is derived in Section V.
II. PELLICONI CHARGE PUMP OPERATION PRINCIPLE

The operation of Pelliconi charge pump, shown in Fig. 2, works as follows: 1) During the first half cycle, \( \Phi_1 \) is high, and \( \Phi_2 \) is low, so the transistors (M1 and M2) are ON and the transistors (M0 and M3) are OFF. Thus, C0 is charged to \( V_{TEG} \) through M1, V0 is set to \( V_{TEG} \), and C1 is charged to \( V_{DD} + V_{TEG} \) and discharges it to \( V_{OUT} \) through M2. 2) During the second half cycle, \( \Phi_1 \) is low and \( \Phi_2 \) is high, the transistors (M0 and M3) are ON and the transistors (M1, and M2) are OFF, C1 is charged to \( V_{TEG} \) through M0, so V1 is set to \( V_{TEG} \), C0 is charged to \( V_{DD} + V_{TEG} \), and discharges it to \( V_{OUT} \) through M3. Therefore, the output voltage equals \( V_{DD} + V_{TEG} \) after first stage [7].

\[
\Delta V = V_{DD} \cdot \frac{C}{C + C_s} - I_{out} \cdot R_{out} \tag{1}
\]

where \( C0=C1=C, C_s \) is the parasitic capacitance, \( I_{out} \) is the load output current, and the output resistance \( R_{out} \) is expressed as following [8].

\[
R_{out} = \frac{1}{(2(C+C_s)f) \cdot I_{out}} \tag{2}
\]

Where \( f \) represents the clock operating frequency. At very low voltage levels, cascading \( n \)-stages is necessary to obtain the desired output voltage (i.e., to obtain an output voltage of 3V from a 0.25V input; at least three stages are needed), assuming no losses the output will be \( V_{TEG} + 3 \cdot V_{DD} \). However, the parasitic capacitance and output resistance reduces the output of the first stage to be \( V_{TEG} + \Delta V \), making the output of the second stage \( V_{TEG} + 2 \cdot \Delta V \), and finally, the output of third stage is \( V_{TEG} + 3 \cdot \Delta V \). Therefore, the output will be 3.03V, providing a voltage gain of 12.28.

Charge pump power efficiency is the significant performance metric in charge pump design. It is defined as the ratio between the output power and the power supplied from the DC input voltage and the clock sources. The charge pump power efficiency can't reach 100%, since some of the input power is consumed by the MPPT circuit, and the circuit switches [9]. To evaluate the power efficiency of Pelliconi charge pump we have used the following expression [11].

\[
\text{Power Efficiency} = \frac{P_{out}}{P_{in}} \cdot 100\% = \frac{P_{out} + P_{loss}}{P_{out} + P_{loss}} \cdot 100\% \quad (3)
\]

Where \( P_{out} \) is the delivered power to the load, \( P_{in} \) is the input power of supply, and clock generator, and \( P_{loss} \) is the consumed power through the output resistance of the charge pump, charging, and the MPPT circuit.

III. PROPOSED VCO-BASED MPPT CIRCUIT

In Fig. 3, The proposed MPPT circuit is shown, where it achieves a maximum output power from any module under certain conditions. It consists of three main blocks: a voltage controlled oscillator (VCO), an output digital buffer, and non-overlapping clock generator circuit. This MPPT circuit generates non-overlapping clocks for a charge pump to step up the output voltage from TEG module. The proposed MPPT circuit is shown in Fig. 3. The circuit consists of three main blocks: a voltage controlled oscillator (VCO), a digital voltage buffer, and non-overlapping clocks circuit generator.

A. Voltage Control Oscillator

Fig. 4 shows that the VCO circuit is used to sense the input voltage from the output of the charge pump in order to track the output, and generate the input clocks. The output frequency of the generated clocks depends on the change in the input voltage. The input voltage from the transducer (i.e. \( V_{TEG} \)), is the input for a PMOS transistor gate, where the output current of the transistor is expressed as following [10]:

\[
I_D = \frac{\mu p C_{ox} W}{2L} (|V_{th}|N_{SD} - \frac{|V_{th}|^2}{2}) \quad (4)
\]

Where \( \mu_p \) is the charge-carrier effective mobility, \( C_{ox} \) is the gate oxide capacitance per unit area, \( V_{th} \) is the threshold voltage, \( V_{SD} \) is the source-gate voltage, and \( V_{SD} \) is the source-drain voltage. Therefore, the output current decreases due to the increase of the input voltage. Moreover, the output frequency of the voltage controlled Oscillator is given by [11]:

\[
F_{CLK} = \frac{1}{2N \cdot t_p} \quad (5)
\]

where \( N \): number of inverters and it should be odd to have oscillations, and \( t_p \) is the average propagation delay for each inverter. From the previous two equations: it’s obvious the trade-off between \( t_p, \) and \( I_D \). Since, the \( t_p \) increases with decreasing \( I_D \) either by decreasing \( W \) or increasing \( L \).
For low power consumption, this circuit has to work at low frequency, so there are two different ways to decrease this frequency: 1) increase the number of inverters used in this circuit, but this will increase power consumption in circuit, and 2) increase the channel length to increase the average propagation delay for each inverter as shown in (6), (7) [12].

\[ t_p = \frac{1}{2} (t_{PHL} + t_{PHH}) \]  
\[ t_{PHL} = t_{PHH} = \alpha \cdot \frac{C \cdot V_{DD}}{L \cdot \mu_{ox} \cdot (V_{DD} - V_{th})^2} \]  

Where \( C \): parasitic load capacitance, \( \alpha \) is a constant varies on the accuracy required for the application [12].

---

**Fig. 4 Proposed VCO Circuit Schematic**

**B. O/P Digital Buffer**

It is used to adjust the output voltage level of the generated clocks for the charge pump, and decrease the output ripples of VCO.

**C. Non-Overlapping Clock Generator:**

Using a non-overlapping clock generator, shown in Fig. 5, to control the charging and discharging of the capacitors used in the charge pumping circuits and prevents the switching leakage in the charge pump [13]. The two capacitors are alternately charged through a delay circuit connected to an oscillator with two MOSFET switches controlled by the non-overlapping signals instead of two MOS diodes.

---

**IV. SIMULATION RESULTS**

A prototype is implemented using UMC 130 nm CMOS technology, where it is simulated using Cadence Virtuoso. The TEG module output voltage level is modelled to be 250 mV [14]. The output clock amplitude from the proposed MPPT circuit is adjusted to be 1V. The overall system is operating at clock frequency 6 MHz while using the charge pump capacitors of 25 pF, which can be implemented on a chip.

---

**Fig. 6 \( V_{out} \) of the whole thermal energy harvesting system**

Fig. 6 shows the output voltage of the whole system using three identical stages from Pelliconi charge pump. It is observed that the used charge pump circuit has the capability to step up the input voltage of 250 mV to 3.07 V.

**Fig. 7 output frequency versus different input voltage**

Fig. 7 shows the output frequency variations for different input voltages, where the output frequency increases, as the input voltage decreases. When the input voltage increases, the output current decreases, so the output frequency decreases.

**Fig. 8 output frequency versus different load current**
Fig. 8 shows the output frequency versus different values of load current, where the output frequency slightly changes with the increasing of load current. The changes in the order of less than 0.5% variation in the output frequency, this is almost constant, so it shows a good performance in terms of frequency while increasing the load current to save the power.

Fig. 9 shows the power efficiency versus input voltage to the whole thermal system. The power efficiency increases with the increase of the input voltage (i.e., The power efficiency peak value is 69.03% at $V_{TEG}=750 \text{ mV}$, and $I_{out} = 40 \mu A$).

Fig. 10 shows how the power consumption of the proposed VCO circuit decreases with the increase of the input voltage, so it shows a good performance in terms of power while increasing the input voltage (i.e., power consumption reaches to 4.16 $\mu \text{W}$ when the input voltage is 1V).

Finally, Table I shows a detailed comparison between this work and the recently published work presented in [7], [15-19]. It shows that our proposed system using the proposed VCO-based MPPT circuit provides good results compared to others. The proposed system can operate from input voltage as low as 250 mV which makes it suitable for thermal energy harvesting applications, while [7], and [17-19] uses a higher input voltage. In addition, the simulation work of the proposed MPPT circuit provides a good permanence characteristics presented in a high-power efficiency reaches to 61.6% at load current 60 $\mu A$. However, number of used stages in [15] is higher, but the output voltage in this work is higher with less number of stages. Finally, the power efficiency in [18-19] is higher, but the driving current capabilities of the proposed circuit is better.

V. CONCLUSION

This paper presents a new technique for maximum power locking of a thermal-based energy harvester. A thermal energy harvesting system is implement using UMC 130nm CMOS technology. In addition, utilizing the proposed VCO-based MPPT circuit, the system achieves 61.6 % efficiency at maximum load current for low voltage applications. The implemented system stepped up a low input voltage as 250 mV to be 3.07 V with a static load current of 60 $\mu A$. This system is well suited for thermal energy harvesting for bio-medical implants, weather station sensors, .... etc.
ACKNOWLEDGMENT

This work was supported by the Egyptian Information Technology Industry Development Agency (ITIDA) under ITAC Program CFP # 96 and Cairo University.

REFERENCES


584