

On Series Connections of Fractional-Order Elements and Memristive Elements

Nariman A. Khalil¹, Mohammed E. Fouda², Lobna A. Said³, Ahmed G. Radwan^{2,4}, and Ahmed M. Soliman⁵

¹Faculty of Engineering, Nahda University (NUB), Egypt

²Engineering Mathematics and Physics Dept, Faculty of Engineering, Cairo University, Giza, 12613, Egypt

³Nanoelectronics Integrated Systems Center (NISC), Nile University, 12588, Giza, Egypt

⁴School of Engineering and Applied Sciences, Nile University, 12588, Giza, Egypt

⁵Electronics and Comm. Eng. Dept., Cairo University, Egypt

Abstract—This paper proposes a current-controlled fractional-order memristor emulator based on one active building block. The emulator consists of a multiplication mode current conveyor (MMCC) block with three passive elements. Additionally, the series connection of fractional-order inductor (FOI) and fractional-order capacitor (FOC) with memristive elements in the $i-v$ plane is demonstrated numerically for different cases. Changing the order of the FOC or FOI and its effect on the pinched hysteresis loop area are investigated, which improve the controllability of the double loop area, the location of the pinched point, and the operating frequency range. Numerical, PSPICE simulation results, and experimental verification are investigated for different cases to approve the theoretical findings. Moreover, a sensitivity analysis using Monte Carlo simulations for the tolerance of the discrete components of the memristor emulator is investigated.

Keywords—Memristor, MMCC, Emulator, FOC, Pinched hysteresis, Fractional-order circuits.

I. INTRODUCTION

Chua discovered the fourth electrical circuit element named memristor [1]. One of the most widely known characteristics of the memristor is the pinched hysteresis loop, which is defined by the nonlinear relation between the voltage and current measured under periodic excitation. In [2], the inverse memristor was proposed where the hysteresis loop area is increased with increasing the applied frequency. The memristor is recently employed in many applications, such as oscillators [3], encryption [4], chaotic circuits [5], and logic circuits [6].

Until now, the memristive elements are not commercially available as two-terminal devices. Several circuits have been proposed in the literature to simulate their behavior [7]. Based on a TiO₂ model, the grounded memristor emulator was built-in [8] using a second-generation current conveyor (CCII) and an operational transconductance amplifier (OTA). In [9], the grounded and floating memristor emulators were presented based on the current differencing transconductance amplifier (CDTA). The performance of the proposed memristor emulator was employed in the realization of a current-mode analog filter. Employing CCII with a multiplier, grounded, and floating higher-order emulation circuits were proposed in [5], providing more than one pinched point. The floating memristor emulator was realized using the current conveyor transconductance amplifier (CCTA) block with three resistors and one capacitor in [10]. The emulator in [10] was realized employing the CMOS technology and the integrated circuits




Fig. 1. The relation between fractional-order elements and memelements.

such as AD844 and CA3080. Besides, it was applied to different applications such as high-pass filter and Chua's oscillator. A tunable memristor emulator was proposed in [11] using OTA plus two passive elements. The inverse memristor emulator was proposed using two BJT transistors with parallel RC and applied on a chaotic circuit [12]. The fractional calculus (FC) which is the generalization of conventional calculus [13] was associated with memristive systems in several applications [5], [14]. The relations between the fractional-order elements and memelements are illustrated in Fig. 1 and discussed in [15]. The fractional-order parameters provide a further degree of freedom and increase the controllability of the system [16].

The paper presents a memristor emulation circuit using one active block with three passive elements. Also, the serial connection of different fractional-order elements and the memristor is investigated. The FOC order's effect on the memristor's characteristics is discussed based on numerical and PSPICE results in the i vs. v plane. Also, the tolerance of the memristor emulator's passive components on the memristor characteristics is investigated using Monte Carlo analysis.

The organization of this paper is as follows: section II presents the memristor emulator based on the MMCC block. In section III, the series connection of memristor/inverse memristor with FOI and FOC in the i vs. v curve is presented. In section IV, the PSPICE simulations and experimental results are discussed for different cases. Finally, the conclusion of the work is in section V.




Fig. 2. The proposed current-controlled memristor emulator.

II. THE PROPOSED MEMRISTOR EMULATOR

A very useful analog block called MMCC was firstly proposed in [17]. It consists of a differential voltage current conveyor (DVCC) preceded by a folded Gilbert multiplier. The relationships of the MMCC between its terminal characteristics are defined as follows:

$$I_{Y1} = I_{Y2} = 0, \quad (1a)$$

$$V_X = V_{Y1}V_{Y2}, \quad (1b)$$

$$I_Z = \pm I_X, \quad (1c)$$

The MMCC is a main building block in many electric circuits such as the voltage-controlled and the current-controlled oscillator [18]. The implementation of the current-controlled memristor emulator is proposed in Fig. 2 employing one MMCC block. By direct analysis of Fig. 2, the input voltage is defined as follows:

$$v_{in}(t) = I_{in}R_1 + v_X, \quad (2)$$

where V_X is the voltage at X-terminal which is given by:

$$v_X(t) = k \frac{R_2}{C} q_\alpha(t) i_{in}(t), \quad (3)$$

where k represents the voltage multiplier gain and the q_α represents the fractional integral of the input current. The memristance is thus given by:

$$R_m = R_1 \mp k \frac{R_2}{C} q_\alpha(t), \quad (4)$$

where the positive/negative means incremental/decremental memductor, respectively. One of the main characteristics of the memristor is the hysteresis loop in the $i - v$ plane, which is decreased with increasing the applied frequency as depicted in Fig. 3(a). Also, the hysteresis loop of the memristor is introduced in Fig.3(b) at different values of α where the hysteresis loops are symmetric at $\alpha = 1$ and asymmetric for $\alpha < 1$.

III. SERIES CONNECTION OF FOI AND FOC WITH MEMRISTIVE ELEMENTS

The general mathematical model of different electrical circuit connection with memristor and inverse memristor is defined in [19] and is depicted as follows in the fractional-order domain:

$$v(t) = ai(t) + bD_t^\alpha i(t) + ki(t)D_t^\beta i(t) + fJ_t^\beta i(t) + hi(t)J_t^\alpha i(t), \quad (5)$$




Fig. 3. Numerical simulations of memductance for $a = 9 \times 10^{-5}$ at different (a) frequencies when $\alpha = 0.7$, and (b) α when $f=0.16\text{Hz}$




Fig. 4. Series fractional-order memristor with (a) FOC, and (b) FOI.




Fig. 5. Numerical simulations of fractional-order memristor connected in series with FOC at different (a) ω when $\alpha = \beta = 0.7$ (b) α when $\beta = 0.8$ at $\omega = 4.5$.

where (a, b, k, f, h) , D_t^α , and J_t^β are constants, fractional-order derivative and integral operation, respectively. Based on Eqn.5, the fractional inductor and capacitor are realized when $b = L$ and $f = 1/C$ and all constants are zero, respectively. The fractional-order memristor and inverse memristor are also realized at (a, h) and (a, k) are non-zero. The effect of the series connection of the fractional-order memristors and fractional-order passive elements on the pinched hysteresis lobes is discussed next.

A. Series fractional-order memristor/inverse memristor with FOC element

The series connection of the fractional-order memristor and the FOC is depicted in Fig.4(a). Based on Eqn.5, the total voltage yields as follows:

$$v(t) = (a + hJ_t^\alpha i(t))i(t) + \frac{1}{C}J_t^\beta i(t), \quad (6)$$

where a and h are the initial memristance and scaling constant, respectively. On applying a sinusoidal current $i_{in}(t) = i_0 \sin(\omega t)$, the fractional integration of the sinusoidal current at steady state can be written as $J_t^\alpha(i_0 \sin(\omega t))|_{s, st} =$




Fig. 6. Numerical simulations of fractional-order inverse memristor connected in series with FOI at different (a) ω at $\alpha = \beta = 0.7$, and (b) α when $\beta = 0.8$ and $\omega = 3$




Fig. 7. Numerical simulations of series fractional memristor and FOI at different (a) ω at $\alpha = \beta = 0.7$, (b) α when $\beta = 0.8$ and $\omega = 1.5$.

$i_0\omega^{-\alpha}(\sin(\omega t - \frac{\alpha\pi}{2}) + \sin(\frac{\alpha\pi}{2}))$ [15]. The total voltage is given by:

$$v(t) = (a + hi_0\omega^{-\alpha}(\sin(\omega t - \frac{\alpha\pi}{2}) + \sin(\frac{\alpha\pi}{2})))i(t) + \frac{1}{C}q_\beta(t), \quad (7)$$

where $q_\beta(t) = i_0\omega^{-\beta}(\sin(\omega t - \frac{\beta\pi}{2}) + \sin(\frac{\beta\pi}{2}))$. Based on Eqn.7, the mathematical results of the two elements is investigated where the circuit parameters are chosen as $a = 2\Omega$, $h = 6$, and $C = 0.5F/sec^{1-\beta}$. At different values of ω , the i vs. v plane is depicted in Fig.5(a) where the area of the hysteresis lobes decreases with increasing the frequency of operation. The pinched point location moves in the negative direction as the α changes at $\beta = 0.8$ as presented in Fig.5(b). With the same procedure, the series connection of fractional-order inverse memristor with FOI is written as follows:

$$v(t) = (a + hD_t^\alpha i(t))i(t) + \frac{1}{C}J_t^\beta i(t), \quad (8)$$

Figures 6 (a) and (b) display the impact of different ω and α values on the hysteresis lobe region and the pinched point location, respectively.

B. Series fractional-order memristor/inverse memristor and FOI element

The series connection of the fractional-order memristor and the FOI element is introduced in Fig.4(b) where the steady-state voltage is given as follows:

$$v(t) = (a + hi_0\omega^{-\alpha}(\sin(\omega t - \frac{\alpha\pi}{2}) + \sin(\frac{\alpha\pi}{2})))i(t) + LD_t^\beta i(t), \quad (9)$$

where $D_t^\beta i(t) = i_0\omega^\beta(\sin(\omega t - \frac{\beta\pi}{2}))$. The numerical results of the series memristor and FOI elements is investigated where the circuit parameters are $a = 40\Omega$, $h = 60$, and




Fig. 8. The simulation results of incremental memristor for different frequencies at $\alpha = 0.8$.




Fig. 9. The Monte Carlo results for the hysteresis loop of the memristor in the I-V plane at $\alpha = 0.8$.





Fig. 10. The simulation results of the series connection of the fractional-order memristor and FOI at different frequencies.

$L = 0.3H/sec^{1-\beta}$. The $i - v$ plane at different values of ω is presented in Fig.7(a) where the pinched point location is moved in the positive direction as the ω changes. Also, the effect of the different values of α on the pinched point location and hysteresis lobes area is presented in Fig.7(b). The series connection of the fractional-order inverse memristor with FOI is given at the steady-state as follows:


$$v(t) = (a + hi_0\omega^\alpha(\sin(\omega t - \frac{\alpha\pi}{2})))i(t) + \frac{1}{C}q_\beta(t), \quad (10)$$

IV. THE SIMULATION AND EXPERIMENTAL RESULTS

To validate the performance of the proposed emulator, the PSPICE simulations and experimental results are introduced in this section. The RC approximation proposed in [20] is employed to synthesize the fractional-order capacitor's behavior. The proposed emulator is implemented employing AD844 and AD633 with sinusoidal voltage input. The fractional-order current-controlled memristor presented in Fig.2 is simulated at different orders with parameters $R_1 = 2k\Omega$, $R_2 = 1k\Omega$, and $C_1 = 10nF$. The pinched hysteresis loop of the I-V plane is introduced in Fig.8 at $\alpha = 0.8$ with different frequencies



(a)



(b)

(c)

Fig. 11. (a) The experimental connection of the memristor, the input current and voltage results at (b) $f = 4kHz$ (c) $f = 10kHz$.

where the hysteresis loop isn't symmetric and declined with increasing operating frequency. The Monte Carlo results are performed at $f = 500Hz$ for 100 runs, where the pinched hysteresis loop area changes with changing the value of R_1 as depicted in Fig.9. Employing the same parameters of the memristor, the series connection of FOC, and the fractional-order memristor is simulated in Fig.10. The pinched point location and the hysteresis loop area change as the frequency changes.

The fractional-order memristor circuit is validated experimentally where the experimental set-up is introduced in Fig.11(a), where the values of parameters are the same values used in the PSPICE simulations. The I-V plane at $f = 4kHz$ and $f = 10kHz$ are depicted in Figs.11(b) and (c) where the pinched hysteresis loop is decreased with increasing the frequency.

V. CONCLUSION

A current-controlled fractional-order memristor emulator was introduced using one active block. The series connection of a fractional-order element with a memristive element increased the controllability of the memristor/inverse memristor characteristics such as the pinched hysteresis loop area, the location of the pinched point, and the range of frequency. The numerical simulations were investigated with different α and frequency. PSPICE simulation and experimental results were performed to validate the proposed emulator. In the future, the series and parallel connections of fractional-order elements and memelements (meminductor and memcapacitor) will be discussed and employed in different applications.

ACKNOWLEDGEMENT

This paper is based upon work supported by Science, Technology and Innovation Funding Authority (STIFA) under grant (#25977).

REFERENCES

- [1] L. Chua, "Memristor-the missing circuit element," *IEEE Transactions on circuit theory*, vol. 18, no. 5, pp. 507–519, 1971.
- [2] A. G. Radwan and M. E. Fouda, *On the mathematical modeling of memristor, memcapacitor, and meminductor*. Springer, 2015, vol. 26.
- [3] M. A. Zidan, H. Omran, C. Smith, A. Syed, A. G. Radwan, and K. N. Salama, "A family of memristor-based reactance-less oscillators," *International Journal of Circuit Theory and Applications*, vol. 42, no. 11, pp. 1103–1122, 2014.
- [4] A. H. ElSafy, M. F. Tolba, L. A. Said, A. H. Madian, and A. G. Radwan, "Hardware realization of a secure and enhanced s-box based speech encryption engine," *Analog Integrated Circuits and Signal Processing*, 2020.
- [5] N. A. Khalil, L. A. Said, A. G. Radwan, and A. M. Soliman, "Emulation circuits of fractional-order memelements with multiple pinched points and their applications," *Chaos, Solitons & Fractals*, vol. 138, p. 109882, 2020.
- [6] N. Soliman, M. E. Fouda, A. G. Alhurbi, L. A. Said, A. H. Madian, and A. G. Radwan, "Ternary functions design using memristive threshold logic," *IEEE Access*, vol. 7, pp. 48 371–48 381, 2019.
- [7] S. C. Yener and H. H. Kuntman, "Fully cmos memristor based chaotic circuit," *Radioengineering*, vol. 23, no. 4, pp. 1140–1149, 2014.
- [8] N. Raj, R. K. Ranjan, and F. Khateb, "Flux-controlled memristor emulator and its experimental results," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 28, no. 4, pp. 1050–1061, 2020.
- [9] S. Gupta and S. K. Rai, "New grounded and floating decremental/incremental memristor emulators based on cda and its application," *Wireless Personal Communications*, pp. 1–26, 2020.
- [10] R. K. Ranjan, S. Sagar, S. Roushan, B. Kumari, N. Rani, and F. Khateb, "High-frequency floating memristor emulator and its experimental results," *IET Circuits, Devices & Systems*, vol. 13, no. 3, pp. 292–302, 2018.
- [11] Y. Babacan, A. Yesil, and F. Kacar, "Memristor emulator with tunable characteristic and its experimental results," *AEU-International Journal of Electronics and Communications*, vol. 81, pp. 99–104, 2017.
- [12] N. A. Khalil, L. A. Said, A. G. Radwan, and A. M. Soliman, "A simple bjt inverse memristor emulator and its application in chaotic oscillators," in *2019 Fourth International Conference on Advances in Computational Tools for Engineering Applications (ACTEA)*. IEEE, 2019, pp. 1–4.
- [13] O. Elwy, A. Abdelaty, L. Said, and A. Radwan, "Fractional calculus definitions, approximations, and engineering applications," *J Eng Appl Sci*, vol. 67, no. 1, pp. 1–30, 2020.
- [14] A. Akgul, "Chaotic oscillator based on fractional order memcapacitor," *Journal of Circuits, Systems and Computers*, vol. 28, no. 14, p. 1950239, 2019.
- [15] M. E. Fouda, A. G. Radwan, and A. Elwakil, "Memristor and inverse memristor: Modeling, implementation and experiments," in *Advances in Memristors, Memristive Devices and Systems*. Springer, 2017, pp. 371–392.
- [16] O. Elwy, L. A. Said, A. H. Madian, and A. G. Radwan, "All possible topologies of the fractional-order wien oscillator family using different approximation techniques," *Circuits, Systems, and Signal Processing*, pp. 1–21, 2019.
- [17] Y.-S. Hwang, W.-H. Liu, S.-H. Tu, and J.-J. Chen, "New building block: multiplication-mode current conveyor," *IET circuits, devices & systems*, vol. 3, no. 1, pp. 41–48, 2009.
- [18] K. S. Subhadhra, R. K. Sharma, and S. Gupta, "Realisation of some current-mode fractional-order vcos/srcos using multiplication mode current conveyors," *Analog Integrated Circuits and Signal Processing*, pp. 1–25, 2020.
- [19] M. E. Fouda, A. G. Radwan, and A. S. Elwakil, "Series and parallel circuit models containing memristors and inverse memristors," in *2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)*. IEEE, 2015, pp. 292–295.
- [20] J. Valsa, P. Dvorak, and M. Friedl, "Network model of the CPE," *Radioengineering*, vol. 20, no. 3, pp. 619–626, 2011.