New CMOS fully differential difference transconductors and application to fully differential filters suitable for VLSI

Soliman A. Mahmoud, Ahmed M. Soliman*

Electronics and Communications Engineering Department, Cairo University, Giza, Egypt

Accepted 22 September 1998

Abstract

New CMOS voltage controlled fully differential difference transconductors (FDDT) are presented. The basic structure of the proposed transconductors is based on the current linearization of basic MOS cells in different configurations consisting from two or four NMOS matched transistors operating in the saturation region. The proposed transconductors are used to design fully differential second order lowpass, bandpass and highpass filters suitable for VLSI. PSpice simulation results for the proposed fully differential difference transconductors and their filter applications indicating the linearity range and verifying the analytical results are also given. © 1999 Elsevier Science Ltd. All rights reserved.

Keywords: CMOS transconductors; Filters

1. Introduction

Linear transconductor circuits are useful building blocks in analog signal processing. Based on the transconductor elements, MOS-C filters and basic analog building blocks such as MOS resistors, multipliers and amplifiers or some other circuits can be built. The CMOS differential difference amplifier (DDA) and the differential difference operational floating amplifier (DDOFA) are basic building blocks yielding simple analog VLSI circuits with low component count and are implemented by the combination of two differential transconductors or one differential difference transconductor and an output stage [1–5]. Several realizations for the CMOS transconductors have been introduced in the literature [6–15]. The realizations given in [6–9] are based on using a differential stage with MOS transistors operating in the saturation region with their sources connected to their substrates, where the drain current of an NMOS transistor operating in that region is given by:

\[ I_D = \frac{K}{2} (V_{GS} - V_T)^2 \]  

where \( K = \mu_m C_{ox} \left( \frac{W}{L} \right) \)

\[ I_D = \frac{K}{2} (V_{GS} - V_T)^2 \] (1)

\[ \text{where } K = \mu_m C_{ox} \left( \frac{W}{L} \right) \] (2)

\( \mu_m \) is the electron mobility.

\( C_{ox} \) is the gate oxide capacitance per unit area.

\( W/L \) is the transistor aspect ratio.

\( V_T \) is the threshold voltage (assumed equal for all NMOS transistors).

\( V_{GS} \) is the gate to source voltage.

The CMOS transconductors given in [10, 12] are based on the use of MOS transistors operating in the non-saturation region. The use of both a differential stage and MOS transistors operating in the non-saturation region to realize CMOS transconductors are given in [13, 15]. The realization given in [15] provides a CMOS transconductor with a balanced output current based on the use of a wide input range differential CMOS transconductor in cascade with a voltage controlled MOS grounded resistor [16] and a balanced output transconductor stage.

In this paper, new CMOS voltage controlled fully differential difference transconductors (FDDT) are presented. Fully differential transconductor structures avoid the use of current mirror for current subtraction as in the single-ended transconductors by generating two output currents and effectively performing the subtraction by taking the output current across two nodes instead of at a single node referred to ground [17]. The structure of the proposed transconductors is based on the current linearization of basic MOS cells in different configurations consisting from two or four NMOS matched transistors operating in the saturation region. The paper indicates that there is a large number
of CMOS transconductors depending on the configuration used and the biasing circuit used to linearize the differential current of the basic transistors.

The basic structure of the proposed fully differential transconductor and its symbols are shown in Fig. 1(a) and (b), in which the voltage to current converter (V–I) generates two output currents $I_{o1}$ and $I_{o2}$ where the output current $I_\alpha$, is linearly proportional to the differential input voltage $(V_1-V_2)$ such that:

$$I_\alpha = I_{o2} - I_{o1} = I_a - I_b = G(V_1 - V_2)$$

where $G$ is the equivalent transconductor which is controlled through one or two biasing control voltages $V_{b1}$, and $V_{b2}$. The structure of the fully differential difference transconductor and its symbol are shown in Fig. 1(c) and (d), where two voltage to current converters are used such that the output current $I_o$ is given by:

$$I_o = G[(V_1 - V_2) - (V_3 - V_4)]$$

In Section 2 the realization of the CMOS differential difference transconductors based on the first configuration which consists of two matched transistors $M_1$ and $M_2$ as shown in Fig. 2(a), where the gates of the transistors are the input terminals of the voltage to current converter and the two sources represent the terminals which must be biased by biasing voltages such that the differential output current of the voltage to current converter is linear and proportional to the input differential

2. The CMOS differential difference transconductors based on the first configuration

The realization of the CMOS fully differential transconductor based on the first configuration which consists of two matched transistors $M_1$ and $M_2$ as shown in Fig. 2(a), where the gates of the transistors are the input terminals of the voltage to current converter and the two sources represent the terminals which must be biased by biasing voltages such that the differential output current of the voltage to current converter is linear and proportional to the input differential
voltage. The currents \( I_a \) and \( I_b \) are obtained using the square-law current equation and are given by:

\[
I_a = \frac{K}{2} (V_1 - V_a - V_T)^2
\]  \hspace{1cm} (5)

\[
I_b = \frac{K}{2} (V_2 - V_b - V_T)^2
\]  \hspace{1cm} (6)

Therefore the output current \( I_o = I_a - I_b \) is given by:

\[
I_o = \frac{K}{2} (V_1 + V_2 - V_a - V_b - 2V_T)(V_b - V_a + V_1 - V_2)
\]  \hspace{1cm} (7)

According to the previous equation, a linear relation between the output current \( I_o \) and \( (V_1 - V_2) \) can be achieved if the following relations are satisfied:

\[
V_b - V_a + V_1 - V_2 = 2m(V_1 - V_2)
\]  \hspace{1cm} (8)

where \( V_C \) is a control voltage used to control the transconductor of the proposed circuit and allows it to compensate for process parameter spreads in the transconductor value, \( m \) is a dimensionless constant and \( E \) is a constant voltage. From the previous two equations, the necessary biasing voltages \( V_a \) and \( V_b \) to achieve the linear relation between the output differential current and \( (V_1 - V_2) \) are as follows:

\[
V_a = (1 - m)V_1 + mV_2 + V_C - V_T - E
\]  \hspace{1cm} (9)

\[
V_b = mV_1 + (1 - m)V_2 + V_C - V_T - E
\]  \hspace{1cm} (10)

Therefore the output current \( I_o \) is obtained as:

\[
I_o = 2Km(E - V_C)(V_1 - V_2)
\]  \hspace{1cm} (11)

The equivalent transconductor \( G \), which is given by the
output current $I_o$ divided by the voltage difference $(V_1 - V_2)$ is expressed in terms of the dc biasing voltages $E$, $V_C$ and the transistor transconductor parameter $K$ as follows:

$$G = 2Km(E - V_C)$$  \hspace{1cm} (13)

Therefore, a linear differential transconductor that is tuned by the voltage $V_C$ is obtained. From the previous equations, it is clear that a large number of differential CMOS transconductors can be obtained corresponding to each value of $m$, $E$ and $K$. These values are the design parameters of the biasing circuit used to bias the sources of the basic transistors.

2.1. The first proposed transconductor circuit based on the first configuration

For example for $m = 1$ and $E = 2V_C$, the biasing voltages $V_a$ and $V_b$ are given by:

$$V_a = V_2 - V_C - V_T$$ \hspace{1cm} (14)

$$V_b = V_1 - V_C - V_T$$ \hspace{1cm} (15)

This can be achieved by using the MOS circuit shown in Fig. 2(b). The currents of the transistors M5, M6 and M7 are equal (assuming the transistors M8 and M9 are matched) and are given, respectively, by:

$$I_5 = \frac{K_5}{2}(V_1 - V_X - V_T)^2$$ \hspace{1cm} (16)

$$I_6 = \frac{K_6}{2}(V_X - V_b - V_T)^2$$ \hspace{1cm} (17)

$$I_7 = \frac{K_7}{2}(V_C - V_T)^2$$ \hspace{1cm} (18)

From the previous equations and with $K_5 = K_6 = 4K_7$, the desirable voltage $V_b$ as given by Eq. (15) is obtained.

The transistor M10 together with the biasing transistor M11 form a negative feedback action which provides the necessary current from the output without changing the voltage. Similarly, the biasing voltage $V_a$ can be obtained using similar CMOS circuit to that shown in Fig. 2(b). Therefore, the transconductor $G$ is given by:

$$G = 2KV_C$$ \hspace{1cm} (19)

which can be tuned by the control voltage $V_C$. The overall CMOS differential transconductor circuit is shown in Fig. 2(c).

PSpice simulation results using a standard 2 $\mu$m technology file for this proposed transconductor were carried out with the transistor aspect ratios as given in Table 1 and with the supply voltages equal to $\pm 2.5$ V. Fig. 3(a) represents

Table 1

<table>
<thead>
<tr>
<th>MOS transistor</th>
<th>Aspect ratio ($W \mu m/L \mu m$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1–M2</td>
<td>4/16</td>
</tr>
<tr>
<td>M3–M5</td>
<td>4/4</td>
</tr>
<tr>
<td>M7</td>
<td>16/4</td>
</tr>
<tr>
<td>M8–M14</td>
<td>12/4</td>
</tr>
<tr>
<td>M15–M18</td>
<td>30/4</td>
</tr>
</tbody>
</table>

Fig. 3. (a) The I–V characteristics of the first proposed CMOS transconductor. (b) The magnitude and phase responses of the first transconductor. (c) The output-referred and input-referred noise voltage spectral densities for the first transconductor when terminated by 1 $K\Omega$. (d) The first proposed fully differential difference transconductor.
the I–V characteristics of the first proposed transconductor with the control voltage $V_C = 1.4 \text{ V}$, $V_1$ and $V_2$ scanned from $-1.25 \text{ V}$ to $1.25 \text{ V}$. The magnitude and phase responses of the transconductor differential output current are shown in Fig. 3(b). PSpice results in the output-referred and input-referred noise voltage spectral densities for the first proposed transconductor when terminated by $1 \text{ K}\Omega$ is shown in Fig. 3(c). The Total Harmonic Distortion (THD) is less than $0.25\%$ for $100 \text{ KHz}$. $1 \text{ V}$ peak-to-peak sinusoidal input. The mismatches between the basic MOS transistors $M1$ and $M2$ produce harmonic distortion and offset of the transfer curve therefore the input range for the same

Fig. 3. Continued.
Fig. 3. Continued.

Fig. 4. (a) The biasing circuit for the second solution. (b) The CMOS transconductor of the second solution.
previous THD is decreased consequently. For $V_{DD} = 2.5\, \text{V}$ and $V_C = 1.4\, \text{V}$, the input common mode range for THD less than 0.25% at 100KHz is 1.25 V. When the mismatch between the M1 and M2 is increased to 5%, 10% and 20%, the input common mode range for the same THD is reduced to 1.25 V, 1.05 V, 0.825 V, respectively. The Power Supply Rejection Ratio (PSRR) from the positive supply to the output is 98dB and from the negative supply to the output is 98 dB. The overall CMOS differential difference transconductor using the first proposed transconductor is shown in Fig. 3(d).

2.2. The second proposed transconductor circuit based on the first configuration

A second example for $m = 1$ and $E = V_{DD}$, the biasing voltages $V_a$ and $V_b$ are given by:

$$V_a = V_2 + V_C - V_T - V_{DD}$$  \hspace{1cm} (20)

$$V_b = V_1 + V_C - V_T - V_{DD}$$  \hspace{1cm} (21)

This can be achieved by using the MOS circuit shown in Fig. 4(a). The currents of the transistors M3, M5 and M7 are equal and are given, respectively, by

$$I_3 = \frac{K_3}{2}(V_1 - V_X - V_T)^2$$  \hspace{1cm} (22)

$$I_5 = \frac{K_5}{2}(V_X - V_b - V_T)^2$$  \hspace{1cm} (23)

$$I_7 = \frac{K_7}{2}(V_{DD} - V_C - V_T)^2$$  \hspace{1cm} (24)

From the previous equations and with $K_3 = K_5 = 4K_7$, the desirable voltage $V_b$ as given by Eq. (21) is obtained. Similarly, the biasing voltage $V_a$ can be obtained using a similar CMOS circuit to that shown in Fig. 4(a). Therefore, the transconductor $G$ is given by:

$$G = 2K(V_{DD} - V_C)$$  \hspace{1cm} (25)

The overall CMOS fully differential transconductor circuit is shown in Fig. 4(b). The transistors M1 and M2 are the basic transistors, M3–M8 perform the basic non-linearity cancellation which generates the necessary biasing voltages $V_a$ and $V_b$ and the rest of the circuit consisting from M9 through M18 are current mirrors or constitute a part of a current mirror. These current mirrors ensure that the sources of the transistors M1 and M2 do not draw a current from their respective biasing circuit. It is clear that this solution (which corresponds to $m = 1$ and $E = V_{DD}$) requires a large
number of transistors compared to the first solution (which corresponds to \( m = 1 \) and \( E = 2V_C \)). This solution is added only to indicate the main disadvantage of the first configuration, this is the requirement to a large number of transistors and is solved by the second proposed configuration in the following section.

### 3. The CMOS differential difference transconductors based on the second configuration

One of the basic problems in the first configuration is the biasing of the sources of the transistors with biasing circuits which must provide buffered output voltages since the sources of the transistors are low impedance nodes. This problem is avoided through the use of a new configuration based on four matched transistors connected in three different forms. It may appear that the new CMOS circuit may require a large number of transistors since it is based on four transistors not on two as in the first one. The proposed transconductors of this section employ a smaller number of transistors since these transconductors need a simple biasing circuit for the first transconductor circuit and simple control biasing voltages for the other transconductor circuits as indicated in the following subsections.

#### 3.1. The first four NMOS transistor transconductor circuit

Fig. 5(a) shows the first four NMOS transistor circuit where the input voltages are the gate voltages of M1 and M2 and also the biasing voltages are also the gates of M3 and M4. The difficulty of the first two NMOS transistor configuration in biasing the sources is avoided by biasing two gates (high impedance nodes). The currents of the four NMOS transistors are given by:

\[
I_1 = \frac{K}{2}(V_1 - V_{SS} - V_T)^2
\]

\[
I_2 = \frac{K}{2}(V_2 - V_{SS} - V_T)^2
\]

\[
I_3 = \frac{K}{2}(V_a - V_{SS} - V_T)^2
\]

\[
I_4 = \frac{K}{2}(V_b - V_{SS} - V_T)^2
\]

The output current \( I_o \) is given by:

\[
I_o = I_a - I_b = (I_1 + I_3) - (I_2 + I_4)
\]

therefore

\[
I_o = \frac{K}{2}[(V_1 + V_2 - 2V_{SS} - 2V_T)(V_1 - V_2) - (V_a + V_b - 2V_{SS} - 2V_T)(V_b - V_a)]
\]

From the previous equation, the necessary conditions on the biasing voltages \( V_a \) and \( V_b \) for the output current to be linear with \((V_1 - V_2)\) can be easily obtained and are given as follows:

\[
V_a = V_2 - V_C + V_{SS}
\]

\[
V_b = V_1 - V_C + V_{SS}
\]

---

**Fig. 6.** (a) The I–V characteristics of the second proposed CMOS transconductor. (b) The magnitude and phase responses of the second transconductor. (c) The output-referred and input-referred noise voltage spectral densities for the second transconductor when terminated by 1 kΩ. (d) The second proposed fully differential difference transconductor.
Fig. 6. Continued.
Fig. 6. Continued.
The biasing voltage $V_b$ can be realized, by using the MOS circuit shown in Fig. 5(b). The currents of the transistors M5 and M6 are equal and are given respectively by:

$$I_5 = \frac{K_5}{2}(V_1 - V_b - V_T)^2$$  \hspace{1cm} (34)

$$I_6 = \frac{K_6}{2}(V_C - V_{SS} - V_T)^2$$  \hspace{1cm} (35)

From the previous two equations and taking $K_5 = K_6$, the desirable biasing voltage $V_b$ as given by Eq. (33) is obtained.

Similarly, the biasing voltage $V_a$ can be realized using similar CMOS circuit to that shown in Fig. 5(b).

Substituting from Eqs. (32) and (33) into Eq. (31) the output current $I_o$ is given:

$$I_o = K(V_C - V_{SS})(V_1 - V_2)$$  \hspace{1cm} (36)
Thus, the transconductor $G$ is given by:

$$G = K(V_C - V_{SS})$$  \hspace{1cm} (37)

Therefore, a linear differential transconductor that is tuned by the voltage $V_C$ is obtained. The overall CMOS fully differential transconductor circuit is shown in Fig. 5(c).
PSpice simulation results for this transconductor were carried out with the transistor aspect ratios as given in Table 2 and with the supply voltages equal to ±2.5 V.

Fig. 6(a) represents the I–V characteristics of this transconductor with the control voltage \( V_C = -0.8 \) V, \( V_1 \) and \( V_2 \) scanned from −1.25 V to 1.25 V.

The magnitude and phase responses of the transconductor differential output current are shown in Fig. 6(b).

PSpice results in the output-referred and input-referred noise voltage spectral densities for this transconductor when terminated by 1 KΩ is shown in Fig. 6(c).

The THD is less than 0.3066% for 100 KHz, 1 V peak-to-peak sinusoidal input. The mismatches between the basic MOS transistors M1 to M4 produce harmonic distortion and offset of the transfer curve, therefore the input range for the same previous THD is decreased consequently. For \( V_{DD} = 2.5 \) V and \( V_C = -0.8 \) V, the input common mode range for THD less than 0.3066% at 100 KHz is 1.25 V. When the mismatch of M1, M3 and M2, M4 is increased to 5%, 10% and 20%, the input common mode range for the same THD is reduced to 1.25 V, 1.1 V, 0.7 V, respectively. The PSRR from the positive supply to the output is 96 dB and from the negative supply to the output is 92 dB. The overall CMOS fully differential difference transconductor using the first proposed four NMOS transistor circuit is shown in Fig. 6(d).

3.2. The second four NMOS transistor transconductor circuit

Fig. 7(a) shows the second four NMOS transistor circuit in which the input voltage \( V_1 \) is connected to the gates of M1 and M4 and the input voltage \( V_2 \) is connected to the gates of the transistors M2 and M3. These four NMOS transistor cells were first used by Hyogo et al. [19] to realize an analog multiplier. The biasing voltages \( V_a \) and \( V_b \) now bias the sources of M1, M2 and M3, M4 respectively. The currents of the four NMOS transistors are given by

\[
I_i = \frac{K}{2} (V_1 - V_a - V_T)^2.
\] (38)
The output differential current $I_o$ is given by

$$I_o = K(V_2 - V_a - V_T)^2$$

(39)

$$I_o = K(V_2 - V_b - V_T)^2$$

(40)

$$I_4 = K(V_1 - V_b - V_T)^2$$

(41)

The output differential current $I_o$ is given by

$$I_o = I_a - I_b = K(V_b - V_a)(V_1 - V_2)$$

(42)

Therefore, a linear relation between the output differential current $I_o$ and $(V_1 - V_2)$ can be obtained with $V_a$ and $V_b$ being independent of $V_1$ and $V_2$.

Therefore the transconductor $G$ is given by:

$$G = K(V_b - V_a)$$

(43)

which can be tuned by the differential voltage $(V_b - V_a)$. The overall CMOS fully differential transconductor circuit is shown in Fig. 7(b).

PSpice results in the output-referred and input-referred noise voltage spectral densities for this transconductor when terminated by $1 \, \text{K}\Omega$ is shown in Fig. 8(c). The THD is less than 0.309% for 100 KHz 1 V peak-to-peak sinusoidal input. The mismatches between the basic MOS transistors M1 to M4 produce harmonic distortion and offset of the transfer curve, therefore the input range for the same previous THD is consequently decreased. For $V_{DD} = 2.5 \, \text{V}$ and $V_{ba} = 0.45 \, \text{V}$, the input common mode range for THD less than 0.309% at 100-KHz is 1.25V. When the mismatch of M1, M3 and M2, M4 is increased to 5%, 10% and 20%, the input common mode range for the same THD is reduced to 1.25 V, 1 V, 0.5 V, respectively. The PSRR from the positive supply to the output is 96 dB and from the negative supply to the output is 98 dB. The overall CMOS fully differential difference transconductor using the second proposed four NMOS transistor circuit is shown in Fig. 8(d).

### Table 4

<table>
<thead>
<tr>
<th>MOS transistor</th>
<th>Aspect ratio ($W_{\mu}m/L_{\mu}m$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1–M4</td>
<td>2/4</td>
</tr>
<tr>
<td>M5–M8</td>
<td>2/16</td>
</tr>
<tr>
<td>M9–M12</td>
<td>30/4</td>
</tr>
</tbody>
</table>

Fig. 8(a) represents the I–V characteristics with the control voltages $V_b = -2.75 \, \text{V}$ and $V_a = -3.2 \, \text{V}$, $V_1$ and $V_2$ scanned from $-1.25 \, \text{V}$ to $1.25 \, \text{V}$.

The magnitude and phase responses of the transconductor differential output current are shown in Fig. 8(b).

PSpice results in the output-referred and input-referred noise voltage spectral densities for this transconductor when terminated by $1 \, \text{K}\Omega$ is shown in Fig. 8(c). The THD is less than 0.309% for 100 KHz 1 V peak-to-peak sinusoidal input. The mismatches between the basic MOS transistors M1 to M4 produce harmonic distortion and offset of the transfer curve, therefore the input range for the same previous THD is consequently decreased. For $V_{DD} = 2.5 \, \text{V}$ and $V_{ba} = 0.45 \, \text{V}$, the input common mode range for THD less than 0.309% at 100-KHz is 1.25V. When the mismatch of M1, M3 and M2, M4 is increased to 5%, 10% and 20%, the input common mode range for the same THD is reduced to 1.25 V, 1 V, 0.5 V, respectively. The PSRR from the positive supply to the output is 96 dB and from the negative supply to the output is 98 dB. The overall CMOS fully differential difference transconductor using the second proposed four NMOS transistor circuit is shown in Fig. 8(d).

### 3.3. The third four NMOS transistor transconductor circuit

The third four NMOS circuit with the input voltages and the biasing voltages is shown in Fig. 9(a). The currents of the four NMOS transistors are given as follows:

$$I_i = K(V_i - V_a - V_T)^2$$

(44)
Fig. 10. Continued.
The differential output current \( I_o \) is given by:

\[
I_o = I_a - I_b = K(V_a - V_b + 2V_T)(V_1 - V_2)
\]

(48)

The differential output current \( I_o \) is given by:

\[
I_o = \frac{K}{2} (V_2 - V_a - V_T)^2
\]

(45)

\[
I_b = \frac{K}{2} (V_b - V_1 - V_T)^2
\]

(46)

\[
I_a = \frac{K}{2} (V_b - V_2 - V_T)^2
\]

(47)

Therefore, a linear relation between the differential output current \( I_o \) and \((V_1 - V_2)\) can be obtained with \( V_a \) and \( V_b \) being independent of \( V_1 \) and \( V_2 \). The transconductor \( G \) is given by:

\[
G = K(V_a - V_b + 2V_T)
\]

(49)

Thus, the transconductor \( G \) can be controlled by the differential voltage \( V_a - V_b \). The main disadvantage of this circuit is that the input voltages \( V_1 \) and \( V_2 \) are not buffered. This problem is overcome by replacing each transistor with its equivalent composite transistor as shown in Fig. 9(b). The main disadvantage of the composite transistor [18] which provides two high input impedance terminals is the high equivalent threshold voltage. Recently, new CMOS composite transistors are presented [19] with low threshold voltage. The transconductor value now after using the composite transistor is given by:

\[
G = K_{eff}(V_a - V_b + 2V_{Teff})
\]

(50)

where

\[
K_{eff} = \frac{K_n K_p}{(\sqrt{K_n} + \sqrt{K_p})^2}
\]

(51)

and

\[
V_{Teff} = V_{Tn} + |V_{Tp}|
\]

(52)

PSpice simulation results for this transconductor were carried out with the transistor aspect ratios as given in Table 4 and with the supply voltages equal to \( \pm 2.5 \text{V} \).

Fig. 10(a) represents the I–V characteristics with the control voltages \( V_a = -2 \text{V} \) and \( V_b = 2 \text{V} \) and \( V_1, V_2 \) scanned from \(-1.25 \text{V} \) to \(1.25 \text{V} \). The magnitude and phase responses of the transconductor differential output current are shown in Fig. 10(d).

Fig. 11. The fully differential bandpass–lowpass filter.
Fig. 12. (a) The magnitude response of the lowpass filter output. (b) The phase response of the lowpass filter output. (c) The magnitude response of the bandpass filter output. (d) The phase response of the bandpass filter output.
Fig. 12. Continued.
PSpice results in the output-referred and input-referred noise voltage spectral densities for this transconductor when terminated by 1 kΩ is shown in Fig. 10(c). The THD is less than 0.32% for 100 KHz, 1 V peak-to-peak sinusoidal input. The mismatches between the basic MOS transistors M1–M4 produce harmonic distortion and offset of the transfer curve, therefore the input range for the same previous THD is consequently decreased. For \( V_{DD} = 2.5 \) V and \( V_{ba} = 4 \) V, the input common mode range for THD less than 0.32% at 100 KHz is 1.25 V. When the mismatch of M1, M4 and M2, M3 is increased to 5%, 10% and 20%, the input common mode range for the same THD is reduced to 1.25 V, 0.9 V, 0.6 V, respectively. The PSRR from the positive supply to the output is 96 dB and from the negative supply to the output is 94 dB. The overall CMOS fully differential difference transconductor using third proposed four NMOS transistor circuit is shown in Fig. 10(d).

4. The proposed fully differential filters

Any active filter implementation requires basic functions such as integration, lossy integration and addition [20]. The addition subtraction in the filters based on the differential transconductors is achieved by simply connecting the output of the transconductors that deliver the signals to be summed. In this section the applications of the proposed transconductors to realize fully differential second order lowpass-bandpass filter and lowpass–bandpass–highpass filter with independent control on \( Q \) are given.

4.1. Fully differential lowpass and bandpass biquad circuit

An example of the use of the proposed differential transconductors in the realization of an active filter is shown in Fig. 11. The filter has bandpass and lowpass outputs in a differential form. The circuit includes three transconductors and four grounded capacitors, which makes the filter suitable for VLSI implementation. The transfer functions of the bandpass and the lowpass outputs are given by:

\[
\frac{V_{BP}}{V_{id}} = \frac{sG_1}{C_1 D(s)} \quad \text{(53)}
\]

\[
\frac{V_{LP}}{V_{id}} = \frac{G_1 G_2}{C_1 C_2 D(s)} \quad \text{(54)}
\]

where

\[
D(s) = s^2 + \frac{G_3}{C_1} + \frac{G_1 G_2}{C_1 C_2} \quad \text{(55)}
\]

\[
\omega_0 = \sqrt{\frac{G_1 G_2}{C_1 C_2}} \quad \text{(56)}
\]

and

\[
Q = \sqrt{\frac{C_1 C_2}{G_3}} \quad \text{(57)}
\]

To simplify the design, let \( G_1 = G_2 = G \) and \( C_1 = C_2 = C \). As a result \( \omega_0 = G/C \) and \( Q = G/G_3 \). Therefore, high \( Q \) can be realized by increasing the \( G/G_3 \) ratio which can be achieved by programming \( G_3 \) through the control voltage of the transconductor circuit.

The PSpice simulation results of the active filter using the first proposed transconductor shown in Fig. 2(c) with \( G_1 = G_2 = G_3/\sqrt{2} = 62.8 \) μA/V and \( C_1 = C_2 = 20 \) pF to obtain a maximally flat magnitude lowpass response designed for a DC gain of 1 and \( f_o = 500 \) KHz is shown in Figs. 12(a) and (b) indicating both the magnitude and phase of the lowpass output. The simulation results of the bandpass response with \( G_1 = G_2 = 20G_3 = 315 \) μA/V and \( C_1 = C_2 = 20 \) pF to obtain a bandpass filter with centre frequency \( f_o = 2.5 \) MHz, \( Q = 20 \) and \( |T_{BP}(\omega_0)| = 20 \) is shown in Fig. 12(c) and (d) indicating both the magnitude and phase of the bandpass output.
Fig. 14. (a) The magnitude response of the lowpass and highpass filter outputs. (b) The phase response of the lowpass and highpass filter outputs. (c) The magnitude response of the bandpass filter output. (d) The phase response of the bandpass filter output.
Fig. 14. Continued.
Table 5
A summary of the basic features of the four fully differential difference CMOS transconductors

<table>
<thead>
<tr>
<th>Fully differential difference transconductor</th>
<th>Fig.</th>
<th>Configuration</th>
<th>No. of transistors</th>
<th>Transconductance $G$</th>
<th>THD for 1 V pp, 100 KHz sinusoidal input</th>
<th>Input common mode range (V) for different percentage mismatch</th>
<th>Cut frequency $f_{3db}$ (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>First proposed circuit</td>
<td>3(d)</td>
<td>The two NMOS transistors</td>
<td>30</td>
<td>$2KV_C$</td>
<td>0.25%</td>
<td>1.25 1.05 0.83</td>
<td>186</td>
</tr>
<tr>
<td>Second proposed circuit</td>
<td>6(d)</td>
<td>The first four NMOS transistors</td>
<td>20</td>
<td>$K(V_C - V_{SS})$</td>
<td>0.3066%</td>
<td>1.25 1.1 0.7</td>
<td>53</td>
</tr>
<tr>
<td>Third proposed circuit</td>
<td>8(d)</td>
<td>The second four NMOS transistors</td>
<td>12</td>
<td>$K(V_b - V_a)$</td>
<td>0.309%</td>
<td>1.25 1 0.5</td>
<td>146.5</td>
</tr>
<tr>
<td>Fourth proposed circuit</td>
<td>10(d)</td>
<td>The third four NMOS transistors</td>
<td>20</td>
<td>$K_{eff}(V_b - V_a + 2V_{eff})$</td>
<td>0.32%</td>
<td>1.25 0.9 0.6</td>
<td>53.8</td>
</tr>
</tbody>
</table>
4.2. Fully differential lowpass, bandpass and highpass biquad circuit

Fig. 13 represents the new filter circuit which realizes second order lowpass, bandpass and highpass outputs in a differential form. The circuit includes five transconductors and four grounded capacitors, which makes the filter suitable for VLSI implementation. The transfer functions of the lowpass, bandpass and highpass outputs are given by:

\[
\begin{align*}
V_{\text{LP}} &= \frac{G_5 s^2}{G_4 D(s)} \\
V_{\text{BP}} &= \frac{G_4 G_1 s}{G_2 D(s)} \\
V_{\text{HP}} &= \frac{G_2 G_1 G_2}{G_4 C_1 C_2 D(s)}
\end{align*}
\]

where

\[
D(s) = s^2 + \frac{G_4 G_1}{G_4 C_1} s + \frac{G_4 G_1 G_2}{G_4 C_1 C_2}
\]

\[
\omega_o = \sqrt{\frac{G_4 G_1 G_2}{G_4 C_1 C_2}}
\]

and

\[
Q = \frac{1}{G_5} \sqrt{\frac{C_1 G_2}{G_2 G_1 G_3 G_4}}
\]

To simplify the design, let \( G_1 = G_2 = G \), \( G_3 = G_4 = G_0 \) and \( C_1 = C_2 = C \). As a result, \( \omega_o = G/C \) and \( Q = G_0/G_5 \). Therefore, high \( Q \) can be realized by increasing the ratio \( G_0/G_5 \), which can be achieved by programming \( G_5 \) through the control voltage of the transconductor circuit.

The PSpice simulation results of the active filter using the first proposed transconductor shown in Fig. 2(c) with \( G = G_5 = \sqrt{2} G_0 = 63 \, \mu\text{A/V} \) and \( C_1 = C_2 = 20 \, \text{pF} \) to obtain a maximally flat magnitude lowpass and highpass responses designed for a DC and high frequency gain of \( \sqrt{2} \) and \( f_o = 500 \, \text{KHz} \) is shown in Fig. 14(a) and (b) indicating both the magnitude and phase of the lowpass and the highpass outputs.

The simulations results of the bandpass response with \( G = G_5 = G_0/10 = 6.3 \, \mu\text{A/V} \) and \( C_1 = C_2 = 20 \, \text{pF} \) to obtain a bandpass filter with a centre frequency \( f_o = 500 \, \text{KHz} \), \( Q = 10 \) and \( |\mathcal{Z}_{\text{BP}}(\omega_o)| = 1 \) is shown in Fig. 14(c) and (d) indicating both the magnitude and phase of the bandpass output.

5. Conclusions

Four new CMOS fully differential difference transconductors based on MOS transistors operating in the saturation region were presented. The realizations of the proposed circuits are based on two different configurations of basic MOS cells consisting, of two or four matched NMOS transistors. The basic features of the four CMOS transconductors discussed are summarized in Table 5, indicating the configuration used, the number of transistors used, the transconductor \( G \), the cut off frequency \( f_{\text{os}} \), and the input common mode range variation with different percentage mismatch between the basic transistors of the proposed configurations to achieve a certain THD. The aspect ratios of the basic transistors in the different configuration are chosen such that the equivalent transconductor \( G \) of each circuit is approximately the same. The application of the proposed transconductors to realize fully differential filters with independent control on \( Q \) is also introduced.

References


