

Digitally Programmable Lossless Floating Inductor Realization using Current Differential Amplifier (CDA)

Lobna A. Said, Ahmed H. Madian
 Electronics Dept., Faculty of IET
 German University in Cairo (GUC)
 Cairo, Egypt

Mahmoud H. Ismail and Ahmed M. Soliman
 Electronics Dept., Faculty of Engineering
 Cairo University
 Cairo, Egypt

Abstract— A digitally programmable lossless floating inductor realization circuit is proposed. The proposed block uses current differential amplifier as an active block and the programmability is achieved through array of capacitors each one is connected to a switch, according to the logic 1 or 0 applied to the switch gate; the array size change and the programmability is achieved. The presented circuit realizes a tunable floating inductor tuned from $L=26.624\mu\text{H}$ to 38.088mH . To show the reliability of the proposed block, Programmable resonant circuit has been implemented using the proposed circuit from frequency 51 kHz to 86 kHz. Also, Programmable low pass filter have been realized using the digital programmable block from frequency 6MHz to 17MHz. The simulation results has been demonstrated and discussed using PSPICE simulation for $0.18\ \mu\text{m}$ CMOS technology provided by TSMC. The proposed circuit uses $\pm 1.5\text{ V}$ dual supply voltages.

current amplifiers (CDAs) are preferable. On the other hand, the differential input provides increased flexibility in obtaining new applications.

In this paper, digitally programmable lossless floating inductor realization will be introduced. The realization uses the current differential amplifier (CDA) [17-18] as an active block and the programmability is achieved through array of capacitors which could be adapted to cover any range of frequencies; in this paper the range of operating frequency is the mid band range for signal processing applications. PSPICE simulation results are introduced and discussed. As an application to show the reliability of the proposed realization; it is applied on a series RLC resonance circuit and a 3rd order Chebyshev low pass filter which can be used in various applications.

I. INTRODUCTION

The trend in IC fabrication is to have inductive less filters; that's why lots of active realizations are introduced for floating and grounded inductor using various high performance active building blocks, such as, current conveyor, current-controlled differential current voltage conveyors, current feedback op-amp, operational transconductance amplifier and many others active blocks. The most famous active inductor realization was proposed in [1] and utilizes two op-amps and five passive elements. In [2-9], circuit implementations performing equivalent floating or grounded inductances, which are based on current conveyors (CCII)s [10-12], have been proposed. In [13-16] inductor simulator based on operational transconductance amplifier (OTA) has been proposed.

Current amplifiers are useful active devices for analogue signal processing in the current domain. They provide better operation at higher frequencies compared to conventional voltage amplifiers and wider bandwidth. Current amplifiers operate as low gain devices. For low-current gains the obtained bandwidth remains almost constant, unaffected by the current gain. In applications where noise rejection is of importance, differential input




Figure 1. Current differential amplifier (CDA) [17-18] symbol diagram.




Figure 2. CMOS implementation of the CDA [17]

The paper is organized as follows Section II presents the CMOS current differential amplifier (CDA), Section III presents the CMOS implementation of CDA, Section IV illustrates the circuit realization of the digitally programmable floating inductor, Section V discuss the implementation of a resonator circuit and a 3rd order low pass filter using the proposed realization and finally section VI draw the conclusion.

II. CURRENT DIFFERENTIAL AMPLIFIER (CDA)[17-18]

The Current differential amplifier (CDA) is a three port network with terminal characteristics described by eqn. (1).

$$I_o = K(I_+ - I_-) \quad (1)$$

Where I_+ and I_- are the input currents of the network and I_o is the output current. The current gain equals to K for CDA and it is determined by setting aspect ratios of some transistors as explained in the next section. The symbol diagram of CDA is shown in Fig.1.

Taking into consideration the input resistance of each input terminal; the input currents could be obtained as follows:

$$I_+ = \frac{V_+}{R_i}, \quad I_- = \frac{V_-}{R_i} \quad (2)$$

From eqn. (2), the output current equation can be written as in eqn. (3).

$$I_o = \frac{K}{R_i}(V_+ - V_-) \quad (3)$$

III. CMOS REALIZATION OF CDA

Fig.2 shows the CMOS realization of CDA [17]. It consists of three similar current mirror stages properly connected, which are two amplifying stages and one a unity gain current inverter one .

The current gain K of the amplifier in Fig.2 is calculated by the size ratio of the mirror transistors, in the two amplifying stages.

$$K = \frac{(W/L)_{MN_i}}{(W/L)_{MN_j}} = \frac{(W/L)_{MP_i}}{(W/L)_{MP_j}} \quad (4)$$

Where MN_i are the transistors M16, M22, M17, MN23; MN_j are the transistors M15, M21, M18, M24, MP_i are the transistors M10, M4, M11, MN5 and MP_j are the transistors M9, M3, M12, M6.

IV. FLOATING INDUCTOR CIRCUIT REALIZATION

The circuit as shown in Fig.3 [17] uses two CDA, capacitor and two floating resistors to realize floating inductor. From Fig.3 the impedance between A and B can be written as in eqn. (5).

$$L_{equ} = \frac{(2R_i^2 + 3R_i R + R^2)}{R + R_i} RC \quad (5)$$

The active inductor realization shown in Fig.3 is digitally tuned by replacing capacitor C by array of capacitors. Each capacitor is connected to NMOS switch which is responsible for connecting the capacitor branch to the circuit or not as shown in Fig.4. The capacitor array values may be different or similar according to the desired design.

The capacitor array values could be controlled through logical bits applied on the gates of MOS transistors logic '0' for off and logic '1' for on. The digital word ' $b_4 b_3 b_2 b_1 b_0$ ' control the capacitor array.




Figure 3. Floating inductor realization [17].




Figure 4. Digitally programmable Inductor realization.

V. APPLICATIONS

In this section the proposed programmable inductor realization is used in the implementation of a programmable resonator circuit and a programmable low pass filter.

A. Programmable resonator

The RLC series resonance circuit shown in Fig.5 with center frequency=159 kHz has been simulated using floating inductor realization shown in Fig.3. The floating inductor circuit is realized with the following values $R=23 \text{ k}\Omega$, $C = 43.478 \text{ pF}$, $K_1=1$ and $K_2=3$. Fig.7 shows the actual inductor response relative to ideal.

The resonator's center frequency and its quality factor depend on inductor value as shown in equations (6), (7).

$$\omega = \frac{1}{\sqrt{LC}} \quad (6)$$

$$Q = \frac{1}{R} \sqrt{\frac{L}{C}} \quad (7)$$

Varying the resonator frequencies and quality factors by using tunable inductor realization shown in Fig.4 with array of capacitors and values equal to $C_1=120\text{pF}$, $C_2=60\text{pF}$, $C_3=30\text{pF}$, $C_4=15\text{pF}$ and $C_5=7.5\text{pF}$ to be suitable for mid band range for signal processing applications. Table I contain the different values of simulated inductance and its corresponding capacitor array values.




Figure 5. Passive circuit for a resonator.




Figure 6. Ideal and actual frequency response of output voltage for the resonator circuit.

Fig.7 shows the response of resonator due to the center frequency changes. It can be used as a tunable band pass filter. The active inductor realization is simulated using SPICE based on $0.18 \mu\text{m}$ TSMC CMOS technology parameters at room temperature. The aspect ratios of transistors are given in Table II with $K=1$. The current differential amplifier (CDA) realization is simulated by using the schematic implementation shown in Fig.2. The DC simulation for CDA gives power consumption $53.9 \mu\text{w}$.




Figure 7. Frequency response of output voltage gain for different center frequency of the resonator circuit $F_{center} = 51 \text{ kHz}, 61 \text{ kHz}, 65 \text{ kHz}, 86 \text{ kHz}$.

TABLE I. THE TUNABLE INDUCTOR VALUES USED IN RESONATOR CIRCUIT.

Inductance value (mH)	Frequency (KHz)	Logical Control word configurations				
		b ₀	b ₁	b ₂	b ₃	b ₄
38.088	61	1	1	0	0	0
21.16	65	1	0	1	0	0
27.205	51	1	1	1	0	0
10.58	86	0	1	0	0	1

TABLE II. ASPECT RATIOS OF TRANSISTORS FOR $K=1$

Transistor	W (μm)	L (μm)
M1- M12	0.405	0.18
M13- M24	0.27	0.405
M Switch	36	0.18

B. Programmable low pass filter

A 3rd order current mode low pass filter with cutoff frequency 10 MHz and the pass-band ripple is 1dB is shown in Fig.8 .It has been simulated using the floating inductor realization shown in Fig.2. The floating inductor circuit is realized with the following values $R=6 \text{ k}\Omega$, $C=1.75425\text{pF}$, $K_1=3$ and $K_2=3$.Fig.9 shows the actual inductor response relative to ideal response.




Figure 8. 3rd order low pass Ladder filter.




Figure 9. Ideal and actual frequency response of output voltage gain for the filter circuit.

Varying the filter frequencies by using tunable inductor realization shown in Fig.3 with array of capacitors equal to $C_1=0.128\text{pF}$, $C_2=0.256\text{pF}$, $C_3=0.512\text{pF}$, $C_4=1.024\text{pF}$ and $C_5=2.048\text{pF}$. Table III contains the different values of simulated inductance and its corresponding capacitor array values. Fig.10 shows the response of the low pass filter due to the cut off frequency changes.

TABLE III. INDUCTOR VALUES USED IN LADDER LOW PASS FILTER

Inductance value (μH)	Frequency (MHz)	Logical Control word configurations				
		b_0	b_1	b_2	b_3	b_4
64.33	7	0	1	0	1	0
26.624	17	1	1	0	0	0
32.16	13	1	0	1	0	0
53.8577	6	0	0	1	1	0

VI. CONCLUSION

Using the concept of CDA, NMOS switch and capacitor array a digitally tunable floating inductor realization has been proposed. It has been applied on two applications; it is useful in applications that need variability in frequency range. PSPICE simulation has been done verifying the usefulness of the proposed tunable floating inductor realization in the building active filter implementations

REFERENCES

- [1] A. Antoniou, "Realization of gyrators using operational amplifiers, and their use in RC-active network synthesis," *Proc of IET Journal*, vol.116, no. 11, pp.1838-1850, 1969.
- [2] V. Singh, "Realization of floating inductance using current conveyor," *Proceeding of the IEEE, I*, vol. 67, no.11, 1979.
- [3] V. Singh, "Active RC single-resistance controlled lossless floating inductance simulation using single grounded capacitor," *Electronics letters*, vol. 17, no.24, 1981.
- [4] R. Senani, "New tunable synthetic floating inductors," *Electronics letters*, vol. 16, no.10, 1980.
- [5] R. Nandi, "Insensitive grounded capacitor simulation of grounded inductors using current conveyors," *Electronics letters*, vol. 15, no.21, 1979.




Figure 10. Frequency response of output voltage gain for different cut off frequency of the low pass filter circuit $F_{cutoff}=6\text{MHz}$, 7MHz , 13MHz and 17MHz .

- [6] R. Senani, "Novel active RC realization of tunable floating inductors," *Electronics letters*, vol. 16, no.4, 1980.
- [7] R. Senani, "On the realization of floating active elements," *IEEE Transactions on circuits and systems*, vol. CAS-33, no.3, 1986.
- [8] M. Fakhfakh, M. Loulou and E. Tlelo-Cuautle, "Synthesis of CCII and design of simulated CCII based floating inductances," *Proceedings of ICECS*, pp.397-382, 2007.
- [9] K. Pal "New inductance and capacitor floatation schemes using current conveyors," *Electronics letters*, vol.17, no21, 1981.
- [10] H.Sedaf and C.Acar, "Simulation of resistively LC ladder filters using a new basic cell involving current conveyors", *Microelectronics Journal*, vol 30,pp.63-86,1999.
- [11] A. H. Madian, S.A. Mahmoud and A. M. Soliman, "Low voltage CMOS fully differential current feedback amplifier with controllable 3-dB bandwidth," *IEEE International conference on signal processing and communications*, pp. 93-96, 2007.
- [12] W.Surakampontom, V. Riewruja, K. Kumwachara and K. Dejhan, "Accurate CMOS-based current conveyors," *IEEE Transactions on instrumentation and measurements*, vol.40, no. 4, pp.699-702, 1991.
- [13] C. Koomgaew, W. Petchmaneelumka, and V. Riewruja, "OTA-based Floating Inductance Simulator," *International Instrumentation and Measurement Technology Conference*, pp.1018-1021,2009.
- [14] W.Jaikla and M. Siripruchyanant, "Floating Positive and Negative Inductance Simulators Based on OTAs," *ISCIT*, pp.344-347, 2006.
- [15] W. Petchmaneelumka, "A simple floating inductance simulators using OTAs," *International Instrumentation and Measurement Technology Conference*, 2009
- [16] M. Shaktour, J. Bajer and D. Biolek, "Optimization of ladder filters with Gm-C simulation of floating inductors," *Electronics letters*, vol. 27, pp. 1748-1749, 1997.
- [17] G. Souliotis, A. Chrisanthopoulos and I. Haritantis, "Current deferential amplifiers: new circuits and applications," *Int. J. Circ. Theor.*, vol. 29, pp.:553-574, 2001.
- [18] A. Chrisuntliopoulos, G. Souliotis and I. Huritantis, "Differential current amplifier with improved dynamic range," *Proceedings of ICECS*, vol.1, pp. 501-504, 1999.