

A CMOS Programmable Silicon Retina implementing vision algorithms

A.A. El-Khatib, A.A. El-Gammal, A.M. El-Tawil, K.N. Salama, A.M. Soliman
Electronics and Communications Department, Cairo University, Giza, Egypt

and H.O. Elwan

Electrical Engineering Department, Ohio State University, Ohio, USA

Abstract—A Programmable Silicon Retina is presented targeting the use of efficient analog computation for early vision. The decoding and programmability methods employed lead to a dynamic and wide range of vision operations including edge enhancement, edge detection and averaging. A prototype chip implementing a 15×15 matrix of photoreceptors was fabricated in a double poly double metal N-well $2\mu\text{m}$ process.

I. INTRODUCTION

Smart vision systems are becoming more important day after day. They differ from conventional vision systems in the integration of both the imager and the analog processing units on the same focal plane. A novel design for a vision chip is presented. We discuss the different building blocks required to form the vision chip which performs preprocessing-processing vision algorithms on 2D images. Processing depends on the local interaction between the pixel and its eight neighboring points. Contrary to the belief that analog hardware is usually hardwired, the flexibility in specifying the degree of interaction between these points is what defines the function performed on the image. Thus this approach achieves the programmability of digital processing and the power saving and speed of analog processing.

II. NOVEL PROGRAMMABLE SILICON RETINA

The Silicon Retina presented integrates a 2D photoreceptor array with a nine input analog processor on the same focal plane. The analog processor is fully programmable, performing multiply-accumulate operations. A novel decoding scheme was used to decode the required matrix to be presented to the analog processor. Thus only one processor unit is needed, and the analog processor inputs depend on the time state. A block diagram of the chip is shown in Fig. 1. Initially the multiplier is programmed by generating control voltages corresponding to the convolution filter coefficients. The filter is a 3×3 matrix. It is superimposed upon the input image, starting at the origin, and each input pixel is multiplied by the corresponding window value. Thus at each step of the horizontal counter an output is produced and the sliding window is then moved by one pixel to the right and the




Fig. 1. Block diagram of the Silicon Retina

operation is repeated. Each fifteen horizontal steps, the window moves one step down and returns to the left most of the chip and the operation is repeated. After fifteen vertical steps the window returns to the origin and a new frame is scanned. Moving the window by one step only in both the horizontal and vertical direction enables the overlapping of the matrix producing better quality.

A. Photo-receptor circuit

The photo-detector detects the light intensity and transduces it into an electrical signal. Due to the wide range of incoming light intensity which changes over seven decades from moon light to bright sun light a compression technique must be used. In PMOS transistors when $V_{sg} < |V_{TP}|$, the transistor is said to operate in the subthreshold region following the equation

$$I_{sd} = I_o \exp\left(\frac{V_g}{V_t}\right) \left(\exp\left(\frac{-V_s}{V_t}\right) - \exp\left(\frac{-V_d}{V_t}\right) \right) \quad (1)$$

The input photo-current is very small biasing transistors M_1 and M_2 shown in Fig. 2 in the subthreshold region. Thus producing a voltage V_{ph} proportional to the logarithm of the current, and consequently to the logarithm of the incoming light intensity. This circuit suffers

