

5 **LOW-VOLTAGE MOS CHAOTIC OSCILLATOR**
BASED ON THE NONLINEARITY OF G_m

7 AHMED G. RADWAN

Faculty of Engineering, Cairo University, Cairo, Egypt
ahmedgom@gega.net

9 AHMED M. SOLIMAN

Department of Electronics and Communications,
Faculty of Engineering, Cairo University, Cairo, Egypt
asoliman@idsc.net.eg

13 ABDEL-LATIF EL-SEDEEK

Department of Mathematics and Engineering Physics,
Faculty of Engineering, Cairo University, Cairo, Egypt

15 Received 6 February 2002

17 Revised 22 January 2003

19 This paper presents a chaotic oscillator based on the nonlinearity of the typical transcon-
ductance (G_m). This chaotic circuit only consists of 13 MOS transistors and three
21 grounded capacitors, which is one of the smallest chaotic oscillators. This circuit
operates on low voltage supply (± 1.5 V). The dimensionless form of the circuit is also
introduced to confirm the circuit simulation.

23 *Keywords:*

1. Introduction

25 With the advances in the very large scale integration (VLSI) technology and the
demand for portable electronic products, there came a need for low voltage supply
27 circuits (lower than 3 V) and the use of current-mode signal processing techniques.¹
The chaotic circuits are very important in different fields such as communications
29 and medicine.²

The design of chaotic oscillators are very powerful area of research.^{3,4} Many
31 chaotic oscillators are observer in the last few years.^{1–11} The chaotic oscillator
presented is based on MOS transistors and grounded capacitors without the use
33 of a large block such as operational amplifier, current feedback operational am-
plifier, . . . , etc.^{5,8} This gives the advantage of a very small area in fabrication. In
35 addition the grounded capacitors give the freedom of using an external capacitance.

1 The chaotic equations are essentially of third-order differential equation or three
 3 first-order differential equation and must contain a nonlinear term. The realization
 5 of nonlinear term can take different methods such as translinear circuit, diode⁹ or
 transistors,⁹ but this paper discusses a chaotic circuit based on the use of G_m - C
 integrators using the nonlinearity of the transconductor as its nonlinear elements.
 The mathematical dimensionless form are also included.

7 In Sec. 2, the typical transconductor will be presented based on two MOS trans-
 sistors acting as an inverter.⁷ This transconductor was used to generate a G_m - C
 9 integrator which will be one of the basic elements of the chaotic oscillator.

11 In Sec. 3, two G_m - C integrators were used with an inverting circuit to develop
 a sinusoidal oscillator.⁷ This sinusoidal oscillator that generates two quadrature
 signals lacks a control signal, so a modified oscillator will be introduced.

13 In Sec. 4, the modified oscillator is realized by adding a new element to the
 previous oscillator producing a bias signal that will be used later to generate the
 15 chaotic oscillator. Two modified oscillators were presented, the first generates dif-
 ferent waveforms (square waves, triangular waves and sinusoidal-like waves) and
 17 the second generates only sinusoidal-like waveforms.

19 In Sec. 5, the chaotic oscillator is presented by adding a new G_m - C integrator,
 a transistor that acts as a diode to control the bias signal in the previous modified
 oscillator circuit and with small changes in the circuit parameters, the chaotic
 21 oscillations are produced.

23 For each section PSpice simulations and numerical simulations of the mathe-
 matical models are given to confirm the circuit behavior. The PSpice simulations
 are performed using Mietec 0.5 micron technology and the numerical simulations
 25 are done using Stiff method.

2. The Typical Transconductor

A typical transconductor consisting of only two transistors and operating on a
 supply ± 1.5 V is presented in this section.⁷ This transconductor consists of two
 transistors M_1 and M_2 (simple inverter) that are operating in the saturation region.
 From Fig. 1

$$I_0 = g_m V_I, \quad (1a)$$

$$g_m = -2K(V_{DD} - V_T), \quad (1b)$$

27 where $K = k(W/L)$, k is the process conductance parameter, (W/L) is the transis-
 tor aspect ratio. V_T is the threshold voltage of the transistors.⁷

By the addition of a capacitor at the output terminal voltage integrators
 were obtained where the relation between the output voltage and the input
 voltage becomes

$$V_0^\bullet = a_1 V_I, \quad (2a)$$

$$a_1 = -\frac{g_m}{C}. \quad (2b)$$

In order for the transconductor circuit to work properly, it must satisfy the following conditions

$$K_1 = K_2 = K, \quad (3a)$$

$$V_{TN} = |V_{TP}| = V_T. \quad (3b)$$

1 PSpice simulation when the input signal is square waveform showing the output
 2 signal is triangle waveform as in Eq. (2a), is shown in Fig. 2. The signal swing can
 3 be controlled by changing the value of K .

3. The Oscillator

5 The possible chaotic nature of conventional sinusoidal oscillators has become one
 6 of the important domains of research in the generation of chaos.⁶ The simplest
 7 equation that gives simple harmonic motion is

$$V_X^{\bullet\bullet} + \omega_0^2 V_X = 0. \quad (4)$$

9 The block diagram of the well-known oscillator representing this equation is shown
 10 in Fig. 3 that consists of two G_m - C integrators and an inverting voltage circuit to
 11 produce a sinusoidal waveform.⁷




Fig. 1. The typical transconductor.

4 A. G. Radwan, A. M. Soliman & A.-L. El-Sedeek




Fig. 2. PSpice simulation of the G_m - C integrator when the input is square wave.




Fig. 3. The block diagram of the typical oscillator.

1 **3.1. Circuit description**

3 The first G_m - C integrator consists of transistors M_4 , M_9 and a capacitor C_1 . The
 5 second G_m - C integrator consists of transistors M_5 , M_8 and a capacitor C_2 as shown
 in Fig. 4. The voltage inversion circuit is achieved by the transistors M_2 , M_3 , M_{10}
 and M_{11} as shown in Fig. 4, with the following conditions

$$K_2 = K_{11} \text{ and } K_3 = K_{10}. \quad (5a)$$

Then $I_{S3} = I_{D10}$ and $I_{S2} = I_{D11}$ through the negative feedback which ensures
 that $I_X = \text{zero}$ (approximately). Due to both transistors M_3 and M_{10} work in the




Fig. 4. Circuit realization of the typical oscillator.

saturation region so

$$V_{SG3} = V_{GS10}, \quad (5b)$$

$$V_{DD} - V_X = V_Z + V_{DD}. \quad (5c)$$

1 Therefore

$$V_X = -V_Z. \quad (5d)$$

3 So the circuit is a sinusoidal oscillator. If the G_m - C constants are equal $a_1 = a_2 = a$, then the radial frequency

$$5 \quad \omega_0 = \sqrt{a} \quad (6)$$

From the study of the circuit the conditions for oscillation were found to be:

$$K_4 = K_9, \quad (7a)$$

$$K_5 = K_8, \quad (7b)$$

$$\frac{K_2}{K_3} = \frac{K_{11}}{K_{10}}, \quad (7c)$$

All transistors work in the saturation region, this is done by controlling the aspect ratio (W/L) of the transistors. (7d)




Fig. 5. PSpice simulation of the typical oscillator.

1 PSpice simulation results for the voltage V_Y and V_Z waveforms are shown
in Fig. 5.

3 **4. The Modified Oscillator**

5 In the main oscillator the function of M_2 and M_3 is to ensure that $V_X = -V_Z$ and
that both of them work in saturation based on a current mirror principle. As can
be noticed the main oscillator has no control signal that may be used to generate
7 chaos.

9 In order to overcome this problem the connection between $G-D$ of M_3 was
removed and a new transistor M_1 was introduced, that is controlled by an external
source V_B that is connected to both transistors M_2 and M_3 so that they remain
11 working as a current mirror. In such case $V_X \neq -V_Z$ as shown in Fig. 6.

13 In the main oscillator the connections M_{10} and M_{11} as well as M_2 and M_3
stabilize the current through this loop so that $I_X = \text{zero}$, and I_{S3} always equals
15 I_{D10} so that no current is allowed to pass through the parasitic capacitance C_X
(the summation of all the capacitance observed at point X).

17 In the modified oscillator it cannot be guaranteed that I_X will always equal
zero, which makes it impossible to neglect the effect of this current, in which case it
is a must to take into account the parasitic capacitance C_X , which can be obtained
19 from $C_X \approx W_{M4}L_{M4}C_{JP} + W_{M9}L_{M9}C_{JN}$, where C_{JP} is the gate capacitance of the
PMOS transistor, C_{JN} is the gate capacitance of the NMOS transistor, W is the
21 width of the transistor and L is the length.

8 *A. G. Radwan, A. M. Soliman & A.-L. El-Sedeek*

- 1 (2) V_Y will be a triangular wave generator.
 (3) V_Z will act almost like a sinusoidal generator.

3 **4.2. The mathematical model**

5 The mathematical model is very essential for circuit verification. The first step is
 6 to generate the circuit equations in a dimension form with voltages and currents.
 7 The second step is to transform these equations into dimensionless form which is
 suitable for mathematics, solving it by numerical techniques, showing the same
 results of circuit simulations.

9 4.2.1. Circuit equations

From the circuit

- 11 (1) M_4 , M_9 and C_1 form a G_m - C integrator, then

$$C_1 \dot{V}_Y = -2K_4(V_{DD} - V_T)V_X. \quad (8)$$

- (2) Because I_X is significant so its effect cannot be neglected. M_{11} always works
 in the saturation region because of the effect of the G - D connection. M_2 can
 operate either in the nonlinear region or the saturation region. Note that M_5
 and M_8 work together as a transconductor circuit, so

$$C_2 \dot{V}_Z = -2K_5(V_{DD} - V_T)V_Y + I_{S2} - 0.5K_{11}(V_Z + V_{DD} - V_T)^2, \quad (9a)$$

$$I_{S2} = \left\{ \begin{array}{ll} \frac{K_2}{2}(V_{DD} - V_B - V_T)^2 & V_Z - V_B \leq 0.6 \\ \frac{K_2}{2}(V_{DD} - V_Z)(V_{DD} - 2V_T - 2V_B + V_Z) & V_Z - V_B > 0.6 \end{array} \right\}. \quad (9b)$$

- 13 (3) Due to the large swing of the signal, each of M_3 and M_{10} operate in either the
 nonlinear region or the saturation region, then

$$C_X \dot{V}_X = I_{S3} - I_{D10}, \quad (10a)$$

$$I_{S3} = \left\{ \begin{array}{ll} \frac{K_3}{2}(V_{DD} - V_B - V_T)^2 & V_X - V_B \leq 0.6 \\ \frac{K_3}{2}(V_{DD} - V_X)(V_{DD} - 2V_T - 2V_B + V_X) & V_X - V_B > 0.6 \end{array} \right\}, \quad (10b)$$

$$I_{D10} = \left\{ \begin{array}{ll} \frac{K_{10}}{2}(V_Z + V_{DD} - V_T)^2 & V_Z - V_X \leq 0.6 \\ \frac{K_{10}}{2}(V_{DD} + V_Z)(V_{DD} - 2V_T + 2V_Z + V_X) & V_Z - V_X > 0.6 \end{array} \right\}. \quad (10c)$$

1 4.2.2. *The dimensionless form*

3 In order to undergo a mathematical simulation it was necessary to transform the
 3 previous equations into a dimensionless form, so the following new dimensionless
 parameters are defined

$$X = \frac{V_X}{V_{DD}}, \quad X_1 = \frac{V_Y}{V_{DD}}, \quad X_2 = \frac{V_Z}{V_{DD}}, \quad X_B = \frac{V_B}{V_{DD}},$$

$$\tau = \frac{K_R V_{DD}}{C_R} t, \quad \beta_1 = \frac{C_R}{C_1}, \quad \beta_2 = \frac{C_R}{C_2}, \quad \beta_X = \frac{C_R}{C_X}, \quad (11)$$

5 $\alpha_1 = \frac{K_I}{K_R}$, for all transistors.

The new equations will be as follows:

$$X_1^\bullet = -1.2\beta_1\alpha_4 X, \quad (12)$$

$$X_2^\bullet = \beta_2[-1.2\alpha_5 X_1 + X I_2 - 0.5\alpha_{11}(X_2 + 0.6)^2], \quad (13a)$$

$$X I_2 = \begin{cases} \frac{\alpha_2}{2}(0.6 - X_B)^2 & X_2 - X_B \leq 0.4 \\ \frac{\alpha_2}{2}(1 - X_2)(0.2 - 2X_B + X_2) & X_2 - X_B > 0.4 \end{cases}, \quad (13b)$$

$$X^\bullet = \beta_X[X I_3 - X I_{10}], \quad (14a)$$

$$X I_3 = \begin{cases} \frac{\alpha_3}{2}(0.6 - X_B)^2 & X - X_B \leq 0.4 \\ \frac{\alpha_3}{2}(1 - X)(0.2 + 2X_B + X) & X - X_B > 0.4 \end{cases}, \quad (14b)$$

$$X I_{10} = \begin{cases} \frac{\alpha_{10}}{2}(X_2 + 0.6)^2 & X_2 - X \leq 0.4 \\ \frac{\alpha_{10}}{2}(1 + X_2)(0.2 + 2X_2 - X) & X_2 - X > 0.4 \end{cases}. \quad (14c)$$

4.3. *Simulation results*

7 The transistor aspect ratios are shown in Table 1. The PSpice simulation waveforms
 7 of V_X , V_Y and V_Z are shown in Fig. 7. The numerical mathematical dimensionless
 9 model of the modified oscillator circuit was done using Stiff method with time
 step = 0.005, $K_R = 100 \times 10^{-6}$ A/V² and $C_R = 10^{-11}$ F, and the parameters are
 11 shown in Table 2. The supply $V_{DD} = 1.5$ V, $C_1 = C_2 = 50$ pF, C_X was calculated
 as 1.233 pF. The waveforms of X , X_1 and X_2 are shown in Fig. 8.

Table 1. Transistor aspect ratios for the modified oscillator circuit.

Transistor	W/L ($\mu\text{m}/\mu\text{m}$)
M_2, M_4, M_5	20/15
M_8, M_9, M_{11}	20/65.5
M_3	100/5
M_{10}	100/22




Fig. 7. PSpice waveforms of the modified oscillator.

Table 2. Dimensionless parameters for the modified oscillator model.

Parameter	Value
β_1, β_2	0.2
β_X	8.115
$\alpha_2, \alpha_4, \alpha_5, \alpha_{11}$	0.305
α_3, α_{10}	4.545




Fig. 8. Numerical simulation of the dimensionless form of the modified oscillator.

1 4.4. Sinusoidal-like oscillator

It is possible to generate a sinusoidal-like waveform from the previous modified
 3 oscillator by decreasing the aspect ratios of transistors M_3 , M_{10} and increasing the
 aspect ratios of M_2 , M_{11} . By these new modifications V_X will change gradually and
 5 not abruptly, producing a sinusoidal-like waveform consequently V_Y and V_Z will
 also produce a sinusoidal-like waveform.

7 The PSpice simulation of this new modified oscillator was done using the tran-
 sistor aspect ratios shown in Table 3. The PSpice simulation waveforms of V_X , V_Y
 9 and V_z waveforms are shown in Fig. 9. The numerical solution of the dimensionless
 form using the values of the parameters is stated in Table 4. The X , X_1 and X_2
 11 waveforms are shown in Fig. 10.

Table 3. Transistor aspect ratios for sinusoidal-like-oscillator circuit.

Transistor	W/L ($\mu\text{m}/\mu\text{m}$)
M_4, M_5	20/15
M_8, M_9	20/65.5
M_2	20/1.5
M_3	7/15
M_{10}	7/65.5
M_{11}	20/7




Fig. 9. PSpice waveforms of the sinusoidal-like oscillator.

Table 4. Dimensionless parameters for sinusoidal-like-oscillator model.

Parameter	Value
β_1, β_2	0.2
β_X	8.115
α_4, α_5	0.305
α_2, α_{11}	2.85714
α_3, α_{10}	0.1068




Fig. 10. Numerical simulation of the dimensionless form of the sinusoidal-like oscillator.

1 5. The Proposed Chaotic Circuit

3 In order to generate a chaotic circuit from the previous modified oscillator there was
 4 a need to add an integrator through connecting new elements which are transistors
 5 M_6 , M_7 and a capacitor C_3 . A feedback connection was added from V_W to control
 6 V_B through adding the two elements M_{12} and M_{13} as shown in Fig. 11.

7 It is clear that the previous modified oscillator circuit does not show a change
 8 in its functionality. So its equations remain almost the same. However there are
 9 two equations added to those modified oscillator in order to generate chaos. The
 first one concerning the current flow through the capacitor C_B (the sum of all the




Fig. 11. Circuit realization of the proposed chaotic circuit.

- 1 capacitance observed at this point B) and the second concerning the newly-added
 2 G_m-C part. For some small changes of M_2 chaos will be generated.
 3 It is clear that the chaotic response depends on the nonlinearity inside the G_m
 4 itself and some parasitic capacitance related to the design.

5 5.1. The mathematical models

5.1.1. The mathematical equations

- 7 In addition to the equations in the modified oscillator circuit (8)–(10), the following
 8 two equations are added

- 9 (1) M_1 always operates in saturation, either M_{12} operates in saturation when M_{13}
 is off or M_{12} operates in triode region when M_{13} operates in saturation, then

$$C_B V_B \dot{=} \left\{ \begin{array}{ll} I_{S1} - \frac{K_{12}}{2} (V_W - V_B - V_T)^2 & V_W - V_B \leq 0.6 \\ I_{S1} - \frac{K_{12}}{2} (V_B + V_{DD}) (2V_W - V_B + V_{DD} - 2V_T)^2 & \\ \quad + \frac{K_{13}}{2} (V_W - V_B - V_T)^2 & V_W - V_B > 0.6 \end{array} \right\}, \quad (15a)$$

$$I_{S1} = \frac{K_1}{2} (V_{DD} - V_B - V_T)^2. \quad (15b)$$

- 1 (2) M_6 and M_7 with C_3 acts as a G_m - C integrator and M_{13} operates in saturation or cutoff regions, then

$$C_3 \dot{V}_W = \begin{cases} -2K_6(V_{DD} - V_T)V_Y - \frac{K_{13}}{2}(V_W - V_B - V_T)^2 & V_W - V_B \geq 0.6 \\ -2K_6(V_{DD} - V_T)V_Y & V_W - V_B < 0.6 \end{cases}. \quad (16)$$

3 5.1.2. *The dimensionless form*

- 5 The two added equations will be transformed into the dimensionless form using the same basis as the modified oscillator. The added parameters are as follows

$$X_3 = \frac{V_W}{V_{DD}}, \quad \beta_3 = \frac{C_R}{C_3}, \quad \beta_B = \frac{C_R}{C_B}. \quad (17)$$

The dimensionless form of these two equations are

$$X_B \dot{=} \begin{cases} I_{S1} - \frac{\alpha_{12}}{2}(0.6 - X_3)^2 & X_3 - X_B \leq 0.4 \\ I_{S1} - \frac{\alpha_{12}}{2}(X_B + 1)(2X_3 - X_B + 0.2)^2 \\ \quad + \frac{\alpha_{14}}{2}(X_3 - X_B - 0.4)^2 & X_3 - X_B > 0.4 \end{cases}, \quad (18a)$$

$$I_{S1} = \beta_B \left[\frac{\alpha_1}{2}(0.6 - X_B)^2 \right], \quad (18b)$$

7
$$X_3 \dot{=} \begin{cases} \beta_3 \left[-1.2\alpha_6 X_1 - \frac{\alpha_{14}}{2}(X_3 - X_B - 0.2)^2 \right] & X_3 - X_B \geq 0.4 \\ \beta_3 [-1.2\alpha_6 X_1] & X_3 - X_B < 0.4 \end{cases}. \quad (19)$$

5.2. Simulation results

- 9 The transistor aspect ratios are shown in Table 5 taking into consideration increasing the aspect ratio of the transistor M_2 . The PSpice simulation waveforms of V_Y , V_Z and V_W are shown in Fig. 12. The V_Z - V_Y and V_Z - V_W projections are shown in Fig. 13.

- 13 The numerical mathematical dimensionless model of the modified oscillator circuit was done using Stiff method with time step = 0.05, $K_R = 100 \times 10^{-6}$ A/V² and $C_R = 10^{-11}$ F, and the parameters are shown in Table 6. The supply $V_{DD} = 1.5$ V. The X_2 - X_1 and X_2 - X_3 projections are shown in Figs. 14 and 15.

- 17 The chaotic behaviors of the presented circuit are very clear from the mathematical and circuit simulation. The largest Lyapunov exponent of the dimensionless form is calculated to be approximately 4.1 using nonlinear time series analysis.
- 19

Table 5. Transistor aspect ratios for the proposed chaotic circuit.

Transistor	W/L ($\mu\text{m}/\mu\text{m}$)
M_1	5/15
M_3, M_4, M_6	20/15
M_2	26/15
M_7, M_9, M_{10}, M_{11}	20/65.5
M_5	40/15
M_8	40/65.5
M_{12}	1/5
M_{13}	5/2.5




Fig. 12. PSpice waveforms of the chaotic circuit.

1 **6. Conclusion**

3 The proposed chaotic circuit is considered one of the smallest chaotic circuits
 5 which operate on low voltage supply (± 1.5 V) using only thirteen transistors and
 7 three grounded capacitors. This circuit depends on the nonlinearity of the typical
 transconductor. Two modified oscillators are introduced in the paper. The pre-
 sented circuit is easily used for fabrication in portable devices. The dimensionless
 form of the novel circuit is also obtained to ensure the same characteristics of the
 circuit simulation.




Fig. 13. V_Z-V_Y and V_Z-V_W PSpice projections of the chaotic circuit.

Table 6. Dimensionless parameters for the proposed chaotic model.

Parameter	Value
$\beta_1, \beta_2, \beta_3$	0.2
β_X	8.115
β_B	156
$\alpha_3, \alpha_4, \alpha_6, \alpha_{10}, \alpha_{11}$	2
α_1	0.5
α_{12}	1
α_{13}	12
α_5	4
α_2	2.245




Fig. 14. Numerical waveforms of the chaotic dimensionless form.




Fig. 15. X_2 - X_1 and X_2 - X_3 numerical projection of the chaotic dimensionless form.

1 References

- 1 1. D. Manners and T. Makimoto, *Living with the Chip* (Chapman and Hall, London,
- 3 1995).
- 5 2. J. W. Freeman, Searching for signal and noise in the chaos of brain waves, *The Ubiquity*
- 7 *of Chaos* (1990), pp. 47–55.
- 9 3. A. S. Elwakil and A. M. Soliman, High-frequency Wien-type chaotic oscillator, *Electron. Lett.* **34** (1998) 1161–1162.
- 11 4. A. S. Elwakil and A. M. Soliman, Current conveyor chaos generators, *IEEE Trans. Circuits Syst. I* **46** (1999) 393–398.
- 13 5. A. S. Elwakil and A. M. Soliman, A family of Wien-type oscillators modified for chaos, *Int. J. Circuit Theor. Appl.* **25** (1997) 561–579.
- 15 6. A. S. Elwakil, A new approach for realizing electronic chaos generators, Master thesis, Cairo University (1997).
- 17 7. A. S. Sedra and K. C. Smith, *Microelectronic circuits* (Oxford University Press, Inc., New York, 1998).
8. A. S. Elwakil and A. M. Soliman, Two twin- T based op amp oscillators modified for chaos, *J. Franklin Inst.* **335B** (1998) 771–787.

20 *A. G. Radwan, A. M. Soliman & A.-L. El-Sedek*

- 1 9. A. S. Elwakil and M. P. Kennedy, Construction of circuit-independent chaotic oscil-
lators using passive-only nonlinear devices, *IEEE Trans. CAS-I* **48** (2001) 289–307.
- 3 10. M. D. Restituo, M. Linan and A. R. Vazquez, CMOS 2.4 μm chaotic oscillators:
Experimental verification of chaotic encryption of audio, *Electron. Lett.* **32**(9) (1996)
5 795–796.
- 7 11. M. Kataoka and T. Saito, A 2-port VCCS chaotic oscillator and quad screw attractor,
IEEE Trans. CAS-I **48**(2) (2001) 221–225.