

## REFERENCES

- [1] L. R. Rabiner and B. Gold, *Theory and Application of Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, 1975.
- [2] D. E. Dudgeon and R. M. Mersereau, *Multidimensional Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, 1984.
- [3] R. P. Roesser, "A discrete state-space model for linear image processing," *IEEE Trans. Automat. Contr.*, vol. 20, pp. 1–10, Jan. 1975.
- [4] T. Hinamoto, Y. Makita, and S. Maekawa, "Space-domain design of separable-denominator two dimension digital filters," *Trans. IECE Japan*, vol. 65, no. 7, pp. 20–29, 1982.
- [5] W. Lu and B. Lee, "Stability analysis for two dimensional systems," *IEEE Trans. Circuits Syst.*, vol. CAS-30, pp. 455–461, July 1983.
- [6] B. Lashgari, L. M. Silverman, and J. F. Abramatic, "Approximation of 2-D separable-in-denominator filters," *IEEE Trans. Circuits Syst.*, vol. CAS-30, pp. 107–121, Feb. 1983.
- [7] A. Zilouchian and Z. Huang, "A note on evaluation of the quantization error in separable 2D digital filters," *IEEE Trans. Signal Processing*, vol. 42, pp. 983–985, Apr. 1994.
- [8] M. W. Daggagh and W. E. Alexander, "Multiprocessor implementation of 2-D denominator separable digital filter for real time processing," *IEEE Trans. Acoust., Speech, Signal Processing*, vol. 37, pp. 872–881, June 1989.
- [9] L. B. Jackson, A. G. Lindgren, and Y. Kim, "Optimal synthesis of second order state-space structures for digital filters," *IEEE Trans. Circuits Syst.*, vol. CAS-26, pp. 149–153, Mar. 1979.
- [10] M. Kawamata and T. Higuchi, "Synthesis of 2-D separable denominator digital filters with minimum round-off noise and no over flow oscillations," *IEEE Trans. Circuits Syst.*, vol. CAS-33, pp. 365–372, Apr. 1986.
- [11] T. Lin, M. Kawamata, and T. Higuchi, "A unified study on the round off noise in 2-D state-space digital filters," *IEEE Trans. Circuits Syst.*, vol. CAS-33, pp. 724–730, July 1986.
- [12] W. S. Lu and A. Antonious, "Synthesis of 2-D state-space fixed-point digital filter structures with minimum round-off noise," *IEEE Trans. Circuits Syst.*, vol. CAS-33, pp. 965–973, Oct. 1986.
- [13] A. Zilouchian and R. L. Carroll, "Optimal synthesis of multidimensional state space digital filters: A general analysis," *Int. J. Multidimensional Syst. Signal Processing*, vol. 3, pp. 7–27, Feb. 1992.
- [14] J. H. Lodge and M. Fahmy, "Stability and overflow oscillation in 2-D state-space digital filter," vol. ASSP-29, pp. 1161–1171, Dec. 1981.
- [15] W. L. Mills, C. T. Mullis, and R. A. Robert, "Digital filter realization without overflow oscillations," *IEEE Trans. Acoust., Speech, Signal Processing*, vol. ASSP-26, pp. 334–338, Aug. 1978.
- [16] R. L. Carroll and A. Zilouchian, "On the roundoff noise of separable in-denominator 2-D filters," *IEEE Trans. Circuits Syst.*, vol. CAS-33, pp. 448–450, Apr. 1986.
- [17] A. Zilouchian and Z. Huang, "On highly modular systolic structures for separable-in denominator 2-D digital filters," *IEEE Trans. Signal Processing*, vol. 42, pp. 1881–1884, July 1994.
- [18] S. Kung, B. C. Levy, M. Morf, and T. Dalath, "New results in 2-D systems theory—Part II: 2-D state-space models realization and motion of controllability, observability and minimality," *Proc. IEEE*, vol. 65, pp. 945–959, June 1977.
- [19] A. Zilouchian and D. Wang, "Modular structure realization of 2-D separable-in-denominator recursive digital filters," *Int. J. Elect. Comput. Eng.*, submitted for publication.

## New CMOS Realization of the CCII–

I. A. Awad and A. M. Soliman

**Abstract**—New second-generation current conveyor negative (CCII–) realization suitable for very large scale implementation is described. The proposed architecture provides a very low impedance level at the  $X$  terminal and a wide dynamic voltage range, as well as a high current tracking accuracy. Simulations show that the CCII– current follower bandwidth extends beyond 100 MHz. Two compensation methods are discussed: the first results in voltage-offset cancellation, while the second results in voltage-offset compensation as well as Rx reduction.

**Index Terms**—CMOS current conveyors.

## I. INTRODUCTION

The second-generation current conveyor (CCII) proposed by Sedra and Smith in [1] has proven to be a useful building block for high-frequency current mode applications. Recently, a great deal of attention has been directed toward designing high-performance current conveyors in terms of gain accuracy, impedance level, voltage, current offset, as well as bandwidth, and many CCII's for CMOS technologies have been reported [2]–[7]. Basically, the CCII is described as a combined voltage and current follower. The most straightforward implementation of this current follower in the case of the CCII+ is a simple current mirror, while two cross-coupled current mirrors are used in the case of the CCII–. These CCII– configurations suffer from the limitations imposed by the frequency response and mismatch of the transistor mirrors. A solution to the above problem has been suggested in [8], making use of a class A cascode stage called "floating current source" (FCS). This stage exhibits a high current tracking accuracy if complete isolation of the cell is provided and matched upper and lower current sources is used. In this brief, a novel CCII– realization is proposed. Low current tracking error is achieved by using the above-mentioned FCS stage to implement the current buffer between the  $X$  and the  $Z$  terminals. The voltage offset due to the channel-length modulation is discussed, and two compensation circuits are then developed. The first compensation circuit results in a DC-offset cancellation between the  $Y$  and the  $X$  terminals, while the second compensation circuit provides a voltage-offset cancellation independent of the level of the input current at the  $X$  terminal, hence reducing the resistance seen at the same terminal to a very small value.

## II. THE PROPOSED CCII– REALIZATION

Fig. 1 shows the CMOS realization of the proposed class A CCII–. The input stage is implemented using a simple differential amplifier ( $M1$ – $M5$ ), while the output stage is implemented using the class A FCS stage ( $M6$ – $M13$ ). The voltage buffering is provided using negative feedback. This two-gain stage configuration allows independent control of the CCII– voltage-following and current-following dynamic ranges. Moreover, the use of two cascaded gain stages results in a very small impedance level at the input of the CCII–, as well as voltage and current gains very close to unity.

Manuscript received January 14, 1998; revised August 10, 1998. This paper was recommended by Associate Editor J. Silva-Martinez.

The authors are with the Electronics and Communications Engineering Department, Cairo University, Giza, Egypt.

Publisher Item Identifier S 1057-7130(99)02359-9.




Fig. 1. The proposed CCII- CMOS realization.

Assuming that each of the following pairs  $M1-M2$ ,  $M3-M4$ ,  $M6-M7$ , and  $M8-M9$  consists of two matched transistors, the low-frequency voltage transfer gain between nodes  $Y$  and  $X$  is given by

$$A_v = \frac{v_X}{v_Y} = \frac{1}{1 + \frac{(g_{d2} + g_{d4})(g_{d6} + g_{d8})}{g_{m2}(g_{m6} + g_{m8})}} \quad (1)$$

where  $g_{di}$  is the output conductance and  $g_{mi}$  is the transconductance with respect to  $V_{gsi}$  of the  $i$ th transistor, respectively.

As given by (1), the voltage transfer gain between the  $Y$  and the  $X$  terminal depends on the transconductance and the output impedance of both the input transistor and the FCS output stage. Since the output conductance of a transistor can be made negligible with respect to its transconductance, the voltage gain of the proposed CCII- given by (1) can be made very close to unity.

The small signal input resistance seen at node  $X$  is given by

$$r_X = \frac{2(g_{d2} + g_{d4})}{g_{m2}(g_{m6} + g_{m8})} \parallel \left( \frac{2}{g_{d6} + g_{d8}} \right). \quad (2)$$

The proposed CCII- operates in class A and the maximum input current to the  $X$  terminal is limited by the FCS biasing current  $I_B$ . The power consumption of the circuit is dependent on the level of  $I_B$  and the supply voltages according to the following equation:

$$P_{SB} = 3I_B(V_{DD} - V_{SS}). \quad (3)$$

The low-frequency current transfer gain between the  $X$  and  $Z$  nodes is given by

$$A_i = \frac{i_Z}{i_X} \approx - \frac{1 + \frac{g_{d10} + g_{d11}}{2(g_{m6} + g_{m8})}}{1 - \frac{g_{d10} + g_{d11}}{2(g_{m6} + g_{m8})}}. \quad (4)$$

As given by (4), the low-frequency current gain is very close to unity. The frequency response results in a peak in both the magnitude and the phase of the output current at high frequency. In order to eliminate that peak, two compensation capacitors ( $C_1$  and  $C_2$ ) are added between the gates and the sources of  $M7$  and  $M9$ .

### III. COMPENSATION METHODS

In the previous analysis, the voltage difference between the  $X$  and the  $Y$  terminals is assumed to be dependent only on the level of the current  $I_X$ . However, there exists another DC voltage offset resulting from the current transfer error of the simple current mirror formed by  $M3$  and  $M4$ . This offset is mainly due to the channel-length




Fig. 2. The first compensated CCII-.




Fig. 3. The second compensated CCII-.

modulation effect and is given by

$$\Delta V = V_X - V_Y \approx [\lambda(V_a - V_b)] \sqrt{\frac{I_B}{2K_1}} \quad (5)$$

where  $\lambda$  is the channel-length modulation parameter, and  $V_a$  and  $V_b$  are the voltages at the drains of  $M1$  and  $M2$ , respectively.

In the uncompensated circuit of Fig. 1,  $V_b$  is held at a virtual ground for small values of  $I_X$  due to the relatively high transconductance gain of the FCS stage. On the other hand,  $V_a$  is equal to the gate voltage of transistor  $M4$ , which is close to  $V_{DD} - |V_{Tp}|$ . This large difference between  $V_a$  and  $V_b$  results in a significant offset between  $V_X$  and  $V_Y$ , even for small values of  $I_X$ .

#### A. First Compensated Circuit

In order to minimize the voltage offset,  $V_a$  must be small and very close to  $V_b$ , which is approximately equal to zero for low values of  $I_X$ . This is achieved by replacing the unity-gain feedback between the gate and the drain of  $M3$  by a relatively high-gain feedback circuit, as shown in Fig. 2. For proper operation, the bias voltage  $V_{C1}$  must be adjusted to make  $V_a$  equal to zero as follows:

$$V_{C1} = \frac{\sqrt{K_{c3}}(V_{DD} - |V_{Tp}|) + \sqrt{K_{eff}} V_{eff}}{\sqrt{K_{c3}} + \sqrt{K_{eff}}} \quad (6)$$

where

$$K_{eff} = \frac{\sqrt{K_{c1}} \sqrt{K_{c2}}}{\sqrt{K_{c1}} + \sqrt{K_{c2}}} \quad (7)$$

and

$$V_{eff} = V_{Tn} + |V_{Tp}|. \quad (8)$$




Fig. 4. The open-circuit AC transfer characteristics between the  $Y$  and the  $X$  terminals of the three CCII- circuits.

TABLE I  
TRANSISTORS ASPECT RATIOS. (a) PROPOSED CCII-. (b) FIRST  
MODIFICATION CIRCUIT. (c) SECOND MODIFICATION CIRCUIT

Transistors	$W(\mu\text{m}) / L(\mu\text{m})$
M1,M2	3/3.6
M3,M4	90/3.6
M6,M7	60/1.2
M8,M9	120/1.2
M5,M10,M12	30/3.6
M11,M13	90/3.6

(a)

Transistors	$W(\mu\text{m}) / L(\mu\text{m})$
MC1	90/3.6
MC2	60/3.6
MC3	6.6/3.6

(b)

Transistors	$W(\mu\text{m}) / L(\mu\text{m})$
MC1,MC2	30/3.6
MC3	1.2/3.6
MC4,MC5	90/9.6

(c)

### B. Second Compensated Circuit

Although the first compensation technique results in a small voltage offset, the level of  $R_X$  is unaffected by this compensation. This is mainly due to making  $V_a$  constant and independent of  $V_b$ . When  $I_X$  is changed,  $V_b$  is changed according to the transconductance of the FCS stage, resulting in an offset voltage between  $V_X$  and  $V_Y$ . A solution to this problem is to make  $V_a$  equal to  $V_b$  for any value of  $I_X$ . This is achieved by making the voltage at the gate of  $M3$  ( $V_c$ ) equal to the difference between  $V_a$  and  $V_b$ , multiplied by a very large gain. Hence, when  $V_c$  is set to a finite value, the difference between  $V_a$  and  $V_b$  will be approximately equal to zero and independent of

TABLE II  
SIMULATIONS RESULTS OF THE THREE CCII- CIRCUITS

Parameter	unit	The proposed CCII-	The first compensated CCII-	The second compensated CCII-
Input voltage dynamic range (at $I_X = 0$ )	Volt	-2.5 to 2.92	-2.5 to 0.9	-3 to 2
$A_v$ (average value)	-	0.9994	0.9994	1
Max. deviation from $A_v$	-	1.8 %	1 %	0.05%
offset voltage variation (in the linear range)	mV	0.4 to 37	-0.9 to 15	0.009 to 0.27
$f_{3db}$ of open circuit voltage transfer gain	MHz	256	245	222
$R_x$ (average value)	$\Omega$	26	26	0.003
Input current range	$\mu\text{A}$	$\pm 100$	$\pm 100$	$\pm 100$
offset current variation	$\mu\text{A}$	-0.3 to 0.2	-0.3 to 0.2	-0.3 to 0.2
$A_i$ (average value)	-	1.0015	1.0015	1.0015
Max. deviation from $A_i$	-	4.7 %	4.7 %	4.7 %
$f_{3db}$ of short circuit current transfer gain	MHz	104	108	110

$I_X$ . The second compensated CCII- circuit is shown in Fig. 3. For proper operation,  $V_{c1}$  and  $V_{c2}$  must be chosen so that  $V_a$  is equal to  $V_b$  and according to the following equation:

$$\sqrt{K_{c3}}V_{c1} - \sqrt{K_{eff}}V_{c2} = \sqrt{K_{c3}}(V_{DD} - |V_{Tp}|) - \sqrt{K_{eff}}(V_{DD} - V_{eff}). \quad (9)$$

### IV. SIMULATIONS RESULTS

PSPICE simulations were carried out with model parameters of 1.2- $\mu\text{m}$  CMOS process provided by MOSIS (AMI). The supply voltages were equal to  $\pm 3.3$  V and the bias current was set to 100  $\mu\text{A}$ . The transistors aspect ratios of the proposed CCII- and the two modification circuits are given in Table I. Simulation results are given in Table II. A current transfer gain very close to unity was




Fig. 5. The transient response of second proposed CCII-.

obtained in accordance with (3). The offset current variation was from  $-0.3$  to  $0.2 \mu\text{A}$  over a range of  $\pm 100\text{-}\mu\text{A}$  input current. This offset is mainly due the channel-length modulation effect on the current mirrors ( $M_{10}\text{--}M_{12}$ ) and ( $M_{11}\text{--}M_{13}$ ). The short-circuit frequency response between the  $X$  and the  $Z$  terminal showed a 3-dB frequency of 104 MHz when  $C_1$  and  $C_2$  were equal to 1 pF.

In the first compensated CCII-,  $V_{c1}$  was set to 1.71 V, resulting in a voltage-offset cancellation over a limited range, and the same  $R_X$  of the unmodified CCII- ( $26 \Omega$ ). In the case of the second compensated circuit,  $V_{c1}$  and  $V_{c2}$  were set to 1.6 and 1.75 V, respectively. The offset voltage variation was between 13 – 171  $\mu\text{V}$  over the input range ( $-3 - 2 \text{ V}$ ). An enhancement in the voltage-following gain and a reduction of the  $R_X$  value to 3 m $\Omega$  were also obtained.

Fig. 4 shows the open-circuit frequency response between the  $X$  and the  $Y$  terminals in the case of the three CCII- circuits. A 2-pF capacitor was added between the gate and the drain of  $M_3$  of the second compensated circuit in order to minimize the peak existing in the magnitude response. The stability of the second compensated CCII- voltage follower is verified by simulating the transient response to a  $\pm 2\text{-V}$  input step of 1-ns rise time, and the corresponding result is shown in Fig. 5.

## V. CONCLUSION

New CCII- CMOS realization was presented. The proposed architecture profits from the high-current tracking accuracy of the FCS output stage in order to realize the CCII- current follower. On the other hand, a simple input stage was used and resulted in a high dynamic input range between the  $Y$  and the  $X$  terminals. The voltage offset between the  $Y$  and the  $X$  terminals was evaluated by taking the channel-length modulation effect into consideration. The compensation of this voltage offset was discussed and modified CCII- realizations were presented. The second compensated circuit results in a significant reduction in the input impedance, seen at the  $X$  terminal. Simulation results were included to illustrate the high performance of the proposed design.

## REFERENCES

- [1] A. Sedra and K. Smith, "A second generation current conveyor and its applications," *IEEE Trans. Circuit Theory*, vol. CT-17, pp. 132–133, Feb. 1970.
- [2] C. Toumazou, F. Lidgey, and D. Haigh, *Analogue IC Design: The Current Mode Approach*. London, U.K.: IEE, 1990.
- [3] A. Sedra, G. Roberts, and F. Gohh, "The current conveyor: History, progress and new results," *Proc. Inst. Elect. Eng.*, pt. G, vol. 137, pp. 78–87, Apr. 1990.
- [4] W. Surakamponorn, V. Riewruja, K. Kumwachara, and K. Dejhan, "Accurate CMOS-based current conveyors," *IEEE Trans. Instrum. Meas.*, vol. 40, pp. 699–702, Aug. 1991.
- [5] M. C. H. Cheng and C. Toumazou, "3V MOS current conveyor cell for VLSI technology," *Electron. Lett.*, vol. 29, no. 3, pp. 317–318, Feb. 1993.
- [6] G. Palmisano and G. Palumbo, "A simple CMOS CCII+," *Int. J. Circuit Theory Applicat.*, vol. 23, no. 6, pp. 599–603, Nov. 1995.
- [7] H. O. Elwan and A. M. Soliman, "A novel CMOS current conveyor realization with an electronically tunable current mode filter suitable for VLSI," *IEEE Trans. Circuits Syst. II*, vol. 43, pp. 663–670, 1996.
- [8] A. Arbel and L. Goldminz, "Output stage for current-mode feedback amplifiers, theory and applications," *Analog Int. Circuits Signal Processing*, vol. 2, pp. 243–255, 1992.