

GENERATION OF THIRD-ORDER QUADRATURE OSCILLATOR CIRCUITS USING NAM EXPANSION*

AHMED M. SOLIMAN

*Electronics and Communication Engineering Department,
Faculty of Engineering, Cairo University, Egypt 12613
asoliman@ieee.org*

Received 28 March 2013

Accepted 16 May 2013

Published 16 July 2013

A systematic synthesis procedure for generating third-order grounded passive element quadrature oscillators is given. The synthesis procedure is based on using nodal admittance matrix (NAM) expansion applied to the Y matrix of a recently reported three Op Amp third-order oscillator circuit. Four new circuits using current conveyors (CCII) are reported. In addition four more new circuits using inverting current conveyors (ICCI) are also given. Many more quadrature third-order oscillator circuits using combinations of CCII and ICCII can be obtained. Simulation results demonstrating the practicality of one of the generated circuits are included.

Keywords: Third-order oscillators; current conveyors.

1. Introduction

The symbolic framework for systematic synthesis of linear active circuits based on nodal admittance matrix (NAM) expansion was introduced and presented in Refs. 1–4. The NAM expansion in Refs. 1–4 was limited to the use of nullators and norators as the two pathological elements.⁵

The systematic synthesis method based on NAM expansion using nullor elements has been extended to accommodate pathological mirror elements introduced in Refs. 6–8. This results in a generalized framework encompassing all pathological elements for ideal description of active elements.^{9–12} Accordingly, more alternative realizations are possible and a wide range of active devices can be used in the synthesis.

In this paper, the conventional systematic synthesis framework using NAM expansion is used to synthesize grounded passive element third-order quadrature oscillator circuits. The active building blocks that are considered are the current conveyors (CCII)¹³ or the inverting current conveyors (ICCI).⁶

*This paper was recommended by Regional Editor Piero Malcovati.

First a brief review of the second-order quadrature oscillators using three Op Amps is given.

2. Second-Order Quadrature Oscillators

The two integrator loop quadrature oscillator using three Op Amps is shown in Fig. 1(a) and can be described by the following state equation¹⁴:

$$\begin{bmatrix} C_1 \frac{dv_1}{dt} \\ C_2 \frac{dv_2}{dt} \end{bmatrix} = \begin{bmatrix} 0 & G_1 \\ -G_2 & 0 \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}. \quad (1)$$

This circuit has the disadvantage that there is no condition for oscillation. The radian frequency of oscillation is given by:

$$\omega_0 = \sqrt{\frac{G_1 G_2}{C_1 C_2}}. \quad (2)$$

A modified circuit using two additional resistors was given in Ref. 14 and is shown in Fig. 1(b) and the state equation is given by:

$$\begin{bmatrix} C_1 \frac{dv_1}{dt} \\ C_2 \frac{dv_2}{dt} \end{bmatrix} = \begin{bmatrix} \frac{G_1 G_4}{G} & G_1 \\ -G_2 & -G_3 \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}. \quad (3)$$






Fig. 1. (a) Three Op Amp second-order oscillator circuit.¹⁴ (b) The three single input Op Amp oscillator proposed in Ref. 14. (c) A modified three single input Op Amps quadrature oscillator.



(b)



(c)

Fig. 1. (Continued)

The condition of oscillation is given by:

$$\frac{G_1 G_4}{G G_3} = \frac{C_1}{C_2}. \quad (4)$$

Although there is now a control on the condition of oscillation, the circuit of Fig. 1(b) does not provide quadrature outputs after this modification. A modified quadrature output oscillator circuit is shown in Fig. 1(c) which is obtained from

Fig. 1(b) by changing the position of G_4 . The state equation in this case is given by:

$$\begin{bmatrix} C_1 \frac{dv_1}{dt} \\ C_2 \frac{dv_2}{dt} \end{bmatrix} = \begin{bmatrix} 0 & G_1 \\ -G_2 & G_4 - G_3 \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}. \quad (5)$$

The condition of oscillation is given by:

$$G_4 = G_3. \quad (6)$$

This quadrature oscillator is similar to the circuit of Fig. 2(c) reported in Ref. 12.

3. Third-Order Quadrature Oscillators

A third-order quadrature oscillator using three Op Amps was recently given in Ref. 15 and is shown in Fig. 2; using same notations as in Ref. 15. The state equation in this case is given by:

$$\begin{bmatrix} C_2 \frac{dv_1}{dt} \\ C_3 \frac{dv_2}{dt} \\ C_1 \frac{dv_3}{dt} \end{bmatrix} = \begin{bmatrix} -G_2 & 0 & -G_3 \\ -G_4 & 0 & 0 \\ 0 & -G_5 & -G_1 \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \\ v_3 \end{bmatrix}. \quad (7)$$

The voltages V_1 and V_2 are the two quadrature outputs and the condition of oscillation is given by:

$$\frac{G_3 G_4 G_5}{G_1 G_2 C_3} = \frac{G_1}{C_1} + \frac{G_2}{C_2}. \quad (8)$$




Fig. 2. Three Op Amp third-order oscillator circuit.¹⁵

The condition of oscillation can be controlled by G_3 or G_4 or G_5 without affecting the radian frequency of oscillation which is given by (2).

The circuit of Fig. 2 employs three floating capacitors and three floating resistors. Grounded capacitors quadrature oscillators using the current feedback operational amplifiers (CFOA)¹⁶ are discussed in the following section.

4. Quadrature Oscillators Using CFOA or CCII (ICCI)

A second-order quadrature oscillator using three CFOA was reported in Ref. 12 and is shown in Fig. 3(a). The state equation in this case is given by:

$$\begin{bmatrix} C_1 \frac{dv_1}{dt} \\ C_2 \frac{dv_2}{dt} \end{bmatrix} = \begin{bmatrix} G_3 - G_1 & -G_4 \\ G_2 & 0 \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}. \quad (9)$$

The condition of oscillation can be controlled by G_3 or G_1 and is given by:

$$G_3 = G_1. \quad (10)$$

This circuit can absorb the effects of R_{X2} and R_{X3} as well as the effects of C_{Z1} and C_{Z3} . On the other hand it is affected by the stray resistance R_{X1} and the stray capacitance C_{Z2} .

A grounded capacitor version of the circuit of Fig. 2 and using three CFOA can be easily synthesized from (7) and is shown in Fig. 3(b).




Fig. 3. (a) Three CFOA grounded capacitors second-order oscillator circuit.¹² (b) Three CFOA grounded capacitors third-order oscillator circuit.




Fig. 3. (Continued)

The advantage of this circuit is that it can absorb the three parasitic resistances R_X and the three parasitic capacitances C_Z .

Grounded capacitors and grounded resistors second-order quadrature oscillators and using different active building blocks were reviewed in Ref. 17.

Generation of grounded capacitors and grounded resistors third-order oscillators and using CCII or ICCII and using NAM expansion are given next.

The NAM of the Op Amp circuit of Fig. 2 is given by:

$$Y = \begin{bmatrix} sC_2 + G_2 & 0 & G_3 \\ G_4 & sC_3 & 0 \\ 0 & G_5 & sC_1 + G_1 \end{bmatrix}. \quad (11)$$

The three capacitors are at diagonal positions hence will be realized as grounded capacitors. In order to have grounded resistors, it is desirable to move G_3 , G_4 and G_5 to diagonal positions.

Adding a blank row and column to (11), connecting a nullator between node 3 and node 4 and a norator between nodes 1 and 4 to move G_3 to the diagonal position 4, 4 as follows:

$$Y = \begin{bmatrix} sC_2 + G_2 & 0 & 0 & 0 \\ G_4 & sC_3 & 0 & 0 \\ 0 & 0 & sC_1 + G_1 & 0 \\ 0 & G_5 & 0 & G_3 \end{bmatrix}. \quad (12)$$

Adding a blank row and column to (12), connecting a nullator between node 1 and node 5 and a norator between nodes 2 and 5 to move G_4 to the diagonal

position 5, 5 as follows:

$$Y = \begin{bmatrix} sC_2 + G_2 & 0 & 0 & 0 & 0 \\ 0 & sC_3 & 0 & 0 & 0 \\ 0 & G_5 & sC_1 + G_1 & 0 & 0 \\ 0 & 0 & 0 & G_3 & 0 \\ 0 & 0 & 0 & 0 & G_4 \end{bmatrix}. \quad (13)$$

Finally it is desirable to move G_5 to the diagonal position 6, 6 as follows:

$$Y = \begin{bmatrix} sC_2 + G_2 & 0 & 0 & 0 & 0 & 0 \\ 0 & sC_3 & 0 & 0 & 0 & 0 \\ 0 & 0 & sC_1 + G_1 & 0 & 0 & 0 \\ 0 & 0 & 0 & G_3 & 0 & 0 \\ 0 & 0 & 0 & 0 & G_4 & 0 \\ 0 & 0 & 0 & 0 & 0 & G_5 \end{bmatrix}. \quad (14)$$

Figure 4 represents the realization of (14) using three CCII-. This circuit is equivalent to the circuit of Fig. 2 and uses grounded passive elements. It has the advantage that it can absorb the three parasitic resistances R_{X1} in R_5 and R_{X2} in R_3 and R_{X3} in R_4 . The three parasitic capacitances can be absorbed in the three circuit capacitors as follows; C_{Z1} in C_1 and C_{Z2} in C_2 and C_{Z3} in C_3 .




Fig. 4. Three CCII-grounded passive elements third-order oscillator circuit.




Fig. 5. Three GC grounded passive elements third-order oscillator circuit.

The circuit of Fig. 4 belongs to a family of oscillators that can be obtained by generalizing the three CCII– circuit using generalized conveyors (GC) defined by:

$$I_Y = 0, \quad V_X = aV_Y \quad \text{and} \quad I_Z = KI_X, \quad (15)$$

where $a = 1$ for CCII and $a = -1$ for ICCII. $K = 1$ for CCII+ and ICCII+ and $K = -1$ for CCII– and ICCII–.

The generalized circuit topology is shown in Fig. 5. The oscillator family members can be obtained from the following generalized characteristic equation:

$$s^3C_1C_2C_3 + s^2C_3[C_1G_2 + C_2G_1] + sC_3G_1G_2 - a_1a_2a_3K_1K_2K_3G_3G_4G_5 = 0. \quad (16)$$

The necessary coefficient condition of oscillation is given by:

$$a_1a_2a_3K_1K_2K_3 = -1. \quad (17)$$

For the CCII family, the coefficients a_1 , a_2 and a_3 must be 1 and four circuits are obtained and given in Table 1.

For the ICCII family the coefficients a_1 , a_2 and a_3 must be -1 and four circuits are obtained and given in Table 2.

Several circuits can be generated using combinations of CCII and ICCII and satisfying (17) and are not included here to limit the paper length.

Table 1. Four alternative CCII realizations derived from Fig. 5.

Circuit	a_1	K_1	a_2	K_2	a_3	K_3	GC ₁	GC ₂	GC ₃
1	+	-	+	-	+	-	CCII–	CCII–	CCII–
2	+	-	+	+	+	+	CCII–	CCII+	CCII+
3	+	+	+	-	+	+	CCII+	CCII–	CCII+
4	+	+	+	+	+	-	CCII+	CCII–	CCII–

Table 2. Four alternative ICCII realizations derived from Fig. 5.

Circuit	a_1	K_1	a_2	K_2	a_3	K_3	GC ₁	GC ₂	GC ₃
1	-	+	-	+	-	+	ICCI+	ICCI+	ICCI+
2	-	-	-	-	-	+	ICCI-	ICCI-	ICCI+
3	-	-	-	+	-	-	ICCI-	ICCI+	ICCI-
4	-	+	-	-	-	-	ICCI+	ICCI-	ICCI-

5. Adjoint of Third-Order Quadrature Oscillators

Although the adjoint network theorem is used to transform voltage mode circuits to current mode equivalent circuits,^{20,21} it can also be used to transform oscillator circuits to obtain new equivalent circuits.

Figure 6 represents the third-order oscillator circuit adjoint to Fig. 2. The adjoint of the single input Op Amp is also a single input Op Amp.¹⁶ The NAM obtained by writing KCL at nodes 1, 2 and 3 is given by:

$$Y = \begin{bmatrix} sC_2 + G_2 & G_4 & 0 \\ 0 & sC_3 & G_5 \\ G_3 & 0 & sC_1 + G_1 \end{bmatrix}. \tag{18}$$

The two voltages in quadrature are now V_2 and V_3 and not V_1 and V_2 as in the circuit of Fig. 2.

Several CCII and ICCII third-order oscillator circuits can be generated from the family of oscillators given in the previous section. Here only one circuit is given in




Fig. 6. Three Op Amp third-order oscillator circuit adjoint to the circuit of Fig. 2.




Fig. 7. Three CCII- third-order oscillator circuit adjoint to the circuit of Fig. 4.

Fig. 7 which is the adjoint of the three CCII-; circuit given in Fig. 3 and its NAM equation is given by (18).

6. Simulation Results

The active building block used in all simulations included in this paper is the DVCC.^{18,19} The DVCC is defined as a five port building block with a describing matrix of the form:

$$\begin{bmatrix} V_X \\ I_{Y1} \\ I_{Y2} \\ I_{Z+} \\ I_{Z-} \end{bmatrix} = \begin{bmatrix} 0 & 1 & -1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 & 0 \\ -1 & 0 & 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} I_X \\ V_{Y1} \\ V_{Y2} \\ V_{Z+} \\ V_{Z-} \end{bmatrix}. \quad (19)$$

The DVCC is a very powerful building block as it realizes each of CCII+, CCII-, ICCII+ and ICCII- as special cases.




Fig. 8. CMOS circuit of the CCII or ICCII.¹⁸

Table 3. Dimensions of the MOS transistors of Fig. 8.

MOS transistors	$W(\mu\text{m})/L(\mu\text{m})$
$M_1, M_2, M_3,$ and M_4	2.5/1
M_5 and M_6	8/1
$M_{12}, M_{13}, M_{14}, M_{15},$ and M_{16}	20/2.5
M_7 and M_8	10/1
$M_9, M_{10}, M_{11}, M_{17},$ and M_{18}	40/2




Fig. 9. The output waveforms of the circuit 2 in Table 1.

Figure 8 represents the CMOS DVCC circuit,¹⁸ the transistor aspect ratios are given in Table 3 based on the $0.5\ \mu\text{m}$ CMOS model from MOSIS. The supply voltages used are $\pm 1.5\ \text{V}$ and $V_{B1} = -0.52\ \text{V}$ and $V_{B2} = 0.33\ \text{V}$.

Figure 9 represents the output voltage waveform of the oscillator number 2 in Table 1 using CCII⁻ and two; CCII⁺, designed for oscillation frequency equal to $0.8\ \text{MHz}$ by taking $C_1 = C_2 = C_3 = 10\ \text{pF}$, $R_1 = R_2 = R_3 = R_4 = 20\ \text{k}\Omega$ and $R_5 = 10\ \text{k}\Omega$. The total power dissipation is given by $2.96594\ \text{mW}$.

7. Conclusion

New family of third-order oscillator quadrature oscillator circuits are generated from the three Op Amp circuit¹⁵ using NAM expansion.

It is found that there are four CCII circuits and four ICCII circuits. They have the advantages of having all passive elements being grounded. An additional advantage of the CCII and ICCII circuits is that all parasitic R_X and C_Z can be absorbed in the circuit components. Simulation results demonstrating the practicality of some of the generated circuits are included.

References

1. D. G. Haigh, T. J. W. Clarke and P. M. Radmore, Symbolic framework for linear active circuits based on port equivalence using limit variables, *IEEE Trans. Circuits Syst. I, Reg. Papers* **53** (2006) 2011–2024.
2. D. G. Haigh, F. Q. Tan and C. Papavassiliou, Systematic synthesis of active-RC circuit building-blocks, *Analog Integr. Circuits Signal Process.* **43** (2005) 297–315.
3. D. G. Haigh and P. M. Radmore, Admittance matrix models for the nullor using limit variables and their application to circuit design, *IEEE Trans. Circuits Syst. I, Reg. Papers* **53** (2006) 2214–2223.
4. D. G. Haigh, A method of transformation from symbolic transfer function to active RC circuit by admittance matrix expansion, *IEEE Trans. Circuits Syst. I, Reg. Papers* **53** (2006) 2715–2728.
5. H. J. Carlin, Singular network elements, *IEEE Trans. Circuit Theory* **11** (1964) 67–72.
6. I. A. Awad and A. M. Soliman, Inverting second generation current conveyors: The missing building blocks, CMOS realizations and applications, *Int. J. Electron.* **86** (1999) 413–432.
7. I. A. Awad and A. M. Soliman, On the voltage mirrors and the current mirrors. *Analog Integr. Circuits Signal Process.* **32** (2002) 79–81.
8. I. A. Awad and A. M. Soliman, A new approach to obtain alternative active building blocks realizations based on their ideal representations, *Frequenz* **54** (2000) 290–299.
9. R. A. Saad and A. M. Soliman, Generation, modeling, and analysis of CCII-based gyrators using the generalized symbolic framework for linear active circuits, *Int. J. Circuit Theory Appl.* **36** (2008) 289–309.
10. R. A. Saad and A. M. Soliman, Use of mirror elements in the active device synthesis by admittance matrix expansion, *IEEE Trans. Circuits Syst. I, Reg. Papers* **55** (2008) 2726–2735.
11. A. M. Soliman, Generation of current conveyor based oscillators using nodal admittance matrix, *Analog Integr. Circuits Signal Process.* **65** (2010) 43–59.
12. A. M. Soliman, Transformation of oscillators using op amps, unity gain cells and CFOA, *Analog Integr. Circuits Signal Process.* **65** (2010) 105–114.
13. A. S. Sedra and K. C. Smith, A second generation current conveyor and its applications, *IEEE Trans. Circuit Theory* **132** (1970) 132–134.
14. B. D. O. Anderson, Oscillator design problem, *IEEE J. Solid-State Circuits* **6** (1971) 89–91.
15. J. W. Horng, Quadrature oscillators using operational amplifiers, *Active Passive Electron. Components* (2011), doi:10.1155/2011/320367.
16. T. Dostal, Insensitive voltage-mode and current-mode filters from trans-impedance op amps, *IEE Proc., Circuits, Devices Syst.* **142** (1995) 140–143.
17. A. M. Soliman, Two integrator loop quadrature oscillators: A review, *J. Adv. Res.* **4** (2013) 1–11.

18. H. O. Elwan and A. M. Soliman, A novel CMOS differential voltage current conveyor and its applications, *IEE Proc., Circuits, Devices Syst.* **144** (1997) 195–200.
19. W. Chiu, S. I. Liu, H. W. Tsao and J. J. Chen, CMOS differential difference current conveyors and their applications, *IEE Proc., Circuits, Devices Syst.* **143** (1996) 91–96.
20. B. B. Bhattacharyya and M. N. S. Swamy, Network transposition and its application in synthesis, *IEEE Trans. Circuit Theory* **18** (1971) 394–397.
21. A. M. Soliman, Adjoint network theorem and floating elements in the NAM, *J. Circ., Syst., Comput.* **18** (2009) 597–616.