

## PATHOLOGICAL REALIZATIONS OF BOTAs AND FDDTAs USING GROUNDED RESISTORS\*

AHMED M. SOLIMAN

*Electronics and Communication Engineering Department,  
Faculty of Engineering, Cairo University, Egypt 12613  
asoliman@ieee.org*

Received 19 September 2011

Accepted 18 October 2011

Sixteen pathological realizations of the balanced output transconductance amplifier (BOTA) using four grounded  $G$  are generated. Each of these circuits is realizable using four current conveyors (CCII) or four inverting current conveyors (ICCI) or a combination of four CCII and ICCI. Six new pathological realizations of the BOTA using two grounded  $G$  based on current subtraction are introduced. Four new pathological realizations of the BOTA using two grounded  $G$  based on voltage subtraction are introduced. Several new pathological realizations of the FDDTA as a voltage subtraction stage and a BOTA stage are also given. Simulation results are included.

*Keywords:* Balanced output transconductor; nullator; norator; voltage mirror; current mirror.


### 1. Introduction

Recently a systematic generation method of transconductance amplifiers (TA) based on using nullator, norator elements and pathological mirror elements was used to provide pathological realizations of different types of TA.<sup>1</sup> Four pathological realizations of the single input balanced output TA, each uses two grounded  $G$ , were given and are summarized in Table 1. Four pathological realizations of the differential input single output TA, each uses two grounded  $G$ , were given and are summarized in Tables 2 and 3 for the two polarities of the output current of the TA. Six pathological realizations of the differential input balanced output TA known as balanced output transconductance amplifier (BOTA) were given in Ref. 1, four of them employ a floating  $G$  and each of the remaining two realizations employ two grounded  $G$ . Since long time there was an interest in using nullor elements<sup>2</sup> to represent the TA and this has been demonstrated in the literature by several authors.<sup>3–7</sup>

The realizations given in Ref. 1 however are based on using nullor elements together with the additional pathological elements called mirror elements that were introduced in Refs. 8–10 to describe the voltage and current reversing actions.

\*This paper was recommended by Regional Editor Piero Malcovati.

Table 1. Pathological realizations of the single input balanced output TA.



The voltage mirror (VM), shown in Fig. 1(a), is a lossless two-port network element used to represent an ideal voltage reversing action and it is described by:

$$V_1 = -V_2, \tag{1a}$$

$$I_1 = I_2 = 0. \tag{1b}$$

Table 2. Pathological realizations of the differential input single output TA<sup>-</sup>.




Table 2. (Continued)





Table 3. Pathological realizations of the differential input single output  $TA^{+}$ .



The current mirror (CM), shown in Fig. 1(b), is a two-port network element used to represent an ideal current reversing action and it is described by:

$$V_1 \text{ and } V_2 \text{ are arbitrary,} \tag{2a}$$

$$I_1 = I_2, \text{ and they are also arbitrary.} \tag{2b}$$




Fig. 1. (a) Voltage mirror and (b) Current mirror.




Fig. 2. (a) Symbolic representation of the BOTA and (b) equivalent VCCS model for the BOTA.

In this paper new pathological realizations of the BOTA and of the fully differential difference balanced output TA (FDDTA) using grounded  $G$  are introduced.

## 2. NAM of BOTA and of FDDTA

The BOTA is represented symbolically as shown in Fig. 2(a) and is represented by the voltage controlled current source model shown in Fig. 2(b). The nodal admittance matrix (NAM) of the BOTA is given by:

$$Y = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ G & -G & 0 & 0 \\ -G & G & 0 & 0 \end{bmatrix}. \quad (3)$$

From Fig. 2(b) it is seen that the BOTA is a floating active building block.

The FDDTA is represented symbolically as shown in Fig. 3(a)<sup>11,12</sup> and is represented by the voltage controlled current source model shown in Fig. 3(b).




Fig. 3. (a) Symbolic representation of the DDTA and (b) equivalent VCCS model for the DDTA.

The admittance matrix of the FDDTA is given by:

$$Y = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ G & -G & -G & G & 0 & 0 \\ -G & G & G & -G & 0 & 0 \end{bmatrix}. \quad (4)$$


From Fig. 3(b) it is seen that the FDDTA is a floating active building block.

### 3. Realization of BOTA from other TA Using Four Grounded G


In this section new realizations of the BOTA using grounded \$G\$ derived from other types of TA as well as from current conveyors (CCII)<sup>13</sup> or inverting current conveyors (ICCI)<sup>8</sup> are introduced.

The BOTA can be realized from two matched single input balanced output TA as shown in Fig. 4(a). Two differential input single-output TA having equal \$G\_1\$ and \$G\_2\$ can also be used to realize the BOTA as given in Figs. 4(b)–4(d).<sup>14</sup>

Four new pathological realizations of the BOTA using four grounded  $G$  can be generated from the circuit of Fig. 4(a) using the realizations given in Table 1. Figure 5(a) represents a new pathological realization of the BOTA based on realization 1 in Table 1 and it employs two nullators, two VM and four norators. Figure 5(b) is based on using realization 3 in Table 1 to realize Fig. 4(a) and it represents another new pathological realization of the BOTA using four nullators, two CM and two norators. This realization is the adjoint<sup>15,16</sup> of the BOTA circuit of



(a)



(b)

Fig. 4. (a) Realization of BOTA from two matched single input balanced output TA. (b) Realization of BOTA from two matched differential input single output TA. (c) Realization of BOTA from two matched differential input single output TA. (d) Realization of BOTA from two matched differential input single output TA.





Fig. 4. (Continued)

Fig. 5(a) after interchanging the two input and two output ports. Figure 5(c) is based on using realization 2 in Table 1 to realize Fig. 4(a) and Fig. 5(d) is based on using realization 4 in Table 1 to realize Fig. 4(a).

The same circuits of Fig. 5 can be generated from Fig. 4(b) using the pathological realizations of the differential input single output TA given in Tables 2 and 3. For example Fig. 5(a) is obtainable from realization 3 in Table 3 to realize  $G_1$  and realization 3 in Table 2 to realize  $G_2$ .

There are twelve more pathological realizations of the BOTA that can be generated using two alternative circuits from Table 1 to realize Fig. 4(a) as will be explained next.




Fig. 5. (a) Realization 1 of BOTA using four grounded  $G$ . (b) Realization 2 of BOTA using four grounded  $G$ . (c) Realization 3 of BOTA using four grounded  $G$ . (d) Realization 4 of BOTA using four grounded  $G$ .

#### 4. CCII and ICCII Realizations of BOTA

The pathological realization given in Fig. 5(a) can be realized using two CCII– and two ICCII–. It is desirable to obtain all other CCII and ICCII realizations of the BOTA using four grounded  $G$ . Since the BOTA circuit topology is known it can be generalized as shown in Fig. 6 where the generalized conveyor (GC) is






Fig. 6. Generalized realization of BOTA using four grounded  $G$ .

defined by:

$$I_Y = 0, \quad V_X = aV_Y \quad \text{and} \quad I_Z = KI_X, \quad (5)$$

where  $a = 1$  for CCII and  $a = -1$  for ICCII.

$K = 1$  for CCII+ and ICCII+ and  $K = -1$  for CCII- and ICCII-.

By direct analysis of the circuit of Fig. 6 the two output currents of the BOTA circuit are given by:

$$I_3 = -a_1K_1GV_1 - a_4K_4GV_2 \quad \text{and} \quad I_4 = a_2K_2GV_1 + a_3K_3GV_2. \quad (6)$$

From the above equation the necessary conditions to realize the BOTA realizing Fig. 2(a) are given by:

$$a_1K_1 = -1, \quad a_2K_2 = +1, \quad a_3K_3 = -1, \quad a_4K_4 = +1. \quad (7)$$

Sixteen alternative circuits that satisfy the above equations are given in Table 4. Among the reported circuits there is only one circuit that uses only CCII members namely circuit number 5 in Table 4. Among the reported circuits there is only one circuit that uses only ICCII members namely circuit number 12 in Table 4.

Although all the 16 circuits described in Table 4 are floating, the grounded current  $I_G$  is not zero in all of them. Of course circuit number 15 in Table 4 has  $I_G = 0$  as it employs two CCII- and two ICCII- with  $I_G = 0$  in each of the four conveyors. There are however three more circuits in Table 4 that enjoy the property of having  $I_G = 0$ . The necessary conditions for  $I_G = 0$  in the GC circuit of Fig. 6 are

Table 4. Alternative GC realizations of BOTA of Fig. 6.

Circuit	$a_1$	$K_1$	$a_2$	$K_2$	$a_3$	$K_3$	$a_4$	$K_4$	GC1	GC2	GC3	GC4
1	+	-	+	+	-	+	+	+	CCII-	CCII+	ICCH+	CCII+
2	-	+	+	+	-	+	+	+	ICCH+	CCII+	ICCH+	CCII+
3	+	-	-	-	-	+	+	+	CCII-	ICCH-	ICCH+	CCII+
4	-	+	-	-	-	+	+	+	ICCH+	ICCH-	ICCH+	CCII+
5	+	-	+	+	+	-	+	+	CCII-	CCII+	CCII-	CCII+
6	-	+	+	+	+	-	+	+	ICCH+	CCII+	CCII-	CCII+
7	+	-	-	-	+	-	+	+	CCII-	ICCH-	CCII-	CCII+
8	-	+	-	-	+	-	+	+	ICCH+	ICCH-	CCII-	CCII+
9	+	-	+	+	-	+	-	-	CCII-	CCII+	ICCH+	ICCH-
10	-	+	+	+	-	+	-	-	ICCH+	CCII+	ICCH+	ICCH-
11	+	-	-	-	-	+	-	-	CCII-	ICCH-	ICCH+	ICCH-
12	-	+	-	-	-	+	-	-	ICCH+	ICCH-	ICCH+	ICCH-
13	+	-	+	+	+	-	-	-	CCII-	CCII+	CCII-	ICCH-
14	-	+	+	+	+	-	-	-	ICCH+	CCII+	CCII-	ICCH-
15	+	-	-	-	+	-	-	-	CCII-	ICCH-	CCII-	ICCH-
16	-	+	-	-	+	-	-	-	ICCH+	ICCH-	CCII-	ICCH-

given by:

$$a_2 = -a_1 \quad \text{and} \quad a_4 = -a_3. \tag{8}$$

It can be easily seen that circuit numbers 2, 3, 14 and 15 in Table 4 satisfy the above conditions.

Similarly in the four GC three port gyrator published recently in Ref. 17, it was mentioned that  $I_G = 0$  in circuit number 16 in Table 2 in Ref. 17. It can also be proved that  $I_G = 0$  in circuit number 13 in Table 2 in Ref. 17 as well.

In the generalized BOTA circuit of Fig. 6 the parasitic resistances of the CCII or ICCH are acting in series with the resistor  $R$  connected between the  $X$  ports and ground resulting in an actual resistor value  $R_a$  equal to  $R + R_x$ . This can be compensated by subtracting the value of  $R_x$  of the GC from the design value of  $R$ .

### 5. Pathological Realizations of BOTA Using Two Grounded $G$

Four pathological realizations of BOTA using one floating  $G$  were generated in Ref. 1 using NAM expansion. In addition only two pathological realizations of BOTA using two grounded  $G$  were introduced in Ref. 1. It is desirable to complete the set of the realizations of BOTA using two grounded  $G$ . There are two alternative methods to realize the BOTA using two grounded  $G$ , the first method is based on current subtraction and the second method is based on voltage subtraction.

#### 5.1. BOTA realization based on current subtraction

Six pathological realizations of the BOTA using two grounded  $G$  are summarized in Table 5. Realization number 3 in Table 5 was reported before in Ref. 1, the other five realizations are new.

**5.2. BOTA realization based on voltage subtraction**

Four pathological realizations of the BOTA based on using two VM to subtract the two input voltages and using two grounded  $G$  are summarized in Table 6. Realization number 2 in Table 6 was reported before in Ref. 1, the other three realizations are new.

Table 5. Pathological realizations of the BOTA based on current subtraction.

Realization	Six realizations of the BOTA using two grounded $G$
1 3 nullator 3 CM	
2 3 nullator 3 CM	
3 2 nullator 1 VM 1 norator 2 CM <sup>1</sup>	

Table 5. (Continued)

Realization	Six realizations of the BOTA using two grounded $G$
<p style="text-align: center;">4</p> <p>2 nullator 1 VM 1 norator 2 CM</p>	
<p style="text-align: center;">5</p> <p>1 nullator 2 VM 3 CM</p>	
<p style="text-align: center;">6</p> <p>1 nullator 2 VM 3 CM</p>	

**6. Pathological Realizations of FDDTA**

Several applications of the FDDTA are available in the literature. The FDDTA is realizable as a cascade of differential voltage stage followed by a BOTA stage. Pathological realization of the differential voltage stage is obtained directly from Table 3. Figure 7(a) is based on taking the two sections of the input stage as

Table 6. Pathological realizations of the BOTA based on voltage subtraction.

Realization	Four realizations of the BOTA using two grounded $G$
<p>1 1 nullator 2 VM 2 norator 1 CM</p>	
<p>2 1 nullator 2 VM 2 norator 1 CM<sup>1</sup></p>	
<p>3 3 VM 1 norator 2 CM</p>	

Table 6. (Continued)

Realization	Four realizations of the BOTA using two grounded $G$
4 3 VM 3 norator	

realization 1 from Table 3. Figure 7(b) is based on taking the two sections of the input stage as realization 2 from Table 3. Similarly for Figs. 7(c) and 7(d), it is also possible to take two alternative realizations from Table 3 to realize the two input sections. As an example Fig. 7(e) uses realization 1 of Table 3 to realize  $V_{12} = V_1 - V_2$  and realization 2 of Table 3 to realize  $V_{34} = V_3 - V_4$ .

The realization of the second stage namely the BOTA can be taken from any of the pathological realizations given in Fig. 5 resulting in a FDDTA that employs 10 grounded  $G$ . The BOTA realization can also be taken from any of the pathological realizations given in Table 5 or 6 resulting in a FDDTA that employs eight grounded  $G$ .

It is also possible to realize the differential voltage stage without any  $G$  as shown in Fig. 8 which realizes first stage using only two VM and two norators.<sup>18</sup> It is worth noting that this realization is based on voltage subtraction a feature that is provided by VM.<sup>18,19</sup> The realization of the BOTA can be taken from any of the pathological realizations given in Fig. 5 resulting in a FDDTA that employs four grounded  $G$ . The BOTA realization can also be taken from any of the pathological realizations given in Table 5 or 6 resulting in a FDDTA that employs only two grounded  $G$ .

### 7. Simulation Results

Simulation results of the BOTA circuit are given in this section using the differential voltage current conveyor (DVCC).<sup>20</sup>

The CMOS circuit realizing the DVCC is shown in Fig. 9 and the transistor aspect ratios are given in Table 7 based on the  $0.5 \mu\text{m}$  CMOS model from MOSIS. The supply voltages used are  $\pm 1.5 \text{ V}$  and  $V_{B1} = -0.52 \text{ V}$  and  $V_{B2} = 0.33 \text{ V}$ .

The CCII+ and CCII- are obtained by using  $Y_1$  as the  $Y$  input and grounding  $Y_2$ , on the other-hand the ICCII+ and ICCII- are obtained by using  $Y_2$  as the  $Y$  input and grounding  $Y_1$ .

*Pathological Realizations of BOTA and FDDTA Using Grounded Resistors*




Fig. 7. (a) Realization 1 of FDDTA as a two stage based on current subtraction. (b) Realization 2 of FDDTA as a two stage based on current subtraction. (c) Realization 3 of FDDTA as a two stage based on current subtraction. (d) Realization 4 of FDDTA as a two stage based on current subtraction. (e) Realization 5 of FDDTA as a two stage based on current subtraction.




Fig. 8. Realization of FDDTA as a two stage based on voltage subtraction.

Four alternative circuits based on the generalized circuit shown in Fig. 6 are simulated taking  $V_1 = 15 \text{ mV}$ ,  $V_2 = 5 \text{ mV}$ . The grounded resistors at the four X terminals are taken to be  $1 \text{ k}\Omega$  each and the grounded load resistors at the terminals 3 and 4 are taken to be  $10 \text{ k}\Omega$  each.




Fig. 9. CMOS circuit of the DVCC.<sup>20</sup>



Table 7. Transistor aspect ratios of the CMOS circuit shown in Fig. 9.

MOS transistors	$W(\mu\text{m})/L(\mu\text{m})$
$M_1, M_2, M_3, M_4$	2.5/1
$M_5, M_6$	8/1
$M_{12}, M_{13}, M_{14}, M_{15}, M_{16}$	20/2.5
$M_7, M_8$	10/1
$M_9, M_{10}, M_{11}, M_{17}, M_{18}$	40/2

Figure 10(a) represents the magnitude and phase response of circuit number 2 in Table 4 which belongs to the generalized conveyor BOTA of Fig. 6. It is seen that the magnitude of the voltage at terminals 3 and 4 are identical and is slightly less than the theoretical expected value of 100 mV due to the parasitic resistances  $R_x$  at the four X terminals of the CCII and ICCII.

On the other hand the phase of the voltage at terminals 3 and 4 are  $180^\circ$  out of phase as expected. The frequency band is limited by the parasitic capacitances  $C_Z$  of the CCII and ICCII. Figure 10(b) represents the currents in the grounded resistors connected to ports X of the CCII and ICCII. It is seen that the phase of the currents in  $R_6$  and  $R_8$  is zero where as the phase of the currents in  $R_5$  and  $R_7$  is  $180^\circ$ . From the magnitude and phase responses it is seen that  $I_G$  is zero for this circuit. The total power dissipation is given by 4.07935 mW.

Similarly Fig. 11(a) represents the output voltages at nodes 3 and 4 of the circuit number 3 in Table 4. Figure 11(b) shows also that the current  $I_G$  is zero for this circuit. The total power dissipation is given by 4.08005 mW.






Fig. 10. (a) Simulation results of output voltage of circuit number 2 in Table 4. (b) Simulation results of currents in the circuit number 2 in Table 4.



(b)

Fig. 10. (Continued)

Similarly Fig. 12(a) represents the output voltages at nodes 3 and 4 of the circuit number 5 in Table 4. Figure 12(b) shows also that the current  $I_G$  is not zero for this circuit since all the four currents in the resistors  $R_5$  to  $R_8$  are in phase. The total power dissipation is given by 4.08005 mW.



(a)

Fig. 11. (a) Simulation results of output voltage of circuit number 3 in Table 4. (b) Simulation results of currents in the circuit number 3 in Table 4.




Fig. 11. (Continued)

Finally Fig. 13(a) represents the output voltages at nodes 3 and 4 of the circuit number 6 in Table 4. Figure 13(b) shows also that the current  $I_C$  is not zero for this circuit. The total power dissipation is given by 4.07970 mW.

As a second example a balanced output integrator is realized using the BOTA circuit number 12 in Table 4 which uses four ICCII and is excited at port 1 by 1.2 V






Fig. 12. (a) Simulation results of output voltage of circuit number 5 in Table 4. (b) Simulation results of currents in the circuit number 5 in Table 4.



(b)

Fig. 12. (Continued)

and at port 2 by 0.2V. The grounded resistors at the four X terminals are taken equal to  $1\text{ k}\Omega$  each and the grounded load capacitors at terminals 3 and 4 are taken equal to  $10\text{ nF}$  each. Figure 14 represents the magnitude and phase responses of the balanced output voltages  $V_3$  and  $V_4$  of the integrator circuit. The total power dissipation is given by  $4.08212\text{ mW}$ .



(a)

Fig. 13. (a) Simulation results of output voltage of circuit number 6 in Table 4. (b) Simulation results of currents in the circuit number 6 in Table 4.




Fig. 13. (Continued)




Fig. 14. Simulation results of balanced output integrator using the circuit number 12 in Table 4.

## 8. Conclusion

Additional important applications of the pathological mirror elements<sup>19,21</sup> in the realization of BOTA and FDDTA are given in this paper.

Sixteen pathological realizations of the BOTA using four grounded  $G$  are generated. One of these circuits is realizable using four CCII, another one is realizable

using four ICCII and the remaining 14 circuits are realizable using a combination of CCII and ICCII. Six new pathological realizations of the BOTA using two grounded  $G$  based on current subtraction are introduced. Four new pathological realizations of the BOTA using two grounded  $G$  based on voltage subtraction are introduced. New pathological realizations of the FDDTA are also given.

Several applications of the TA in realizing integrators, filters and oscillators are available in the literature<sup>22–28</sup> and the pathological realizations given provide additional new ideally equivalent circuits.

The importance of pathological realization in active circuit modeling has been recently demonstrated in Ref. 29.

## Acknowledgment

The author thank the reviewers for their comments.

## References

1. A. M. Soliman, Classification and pathological realizations of Transconductance amplifier, *J. Circuits Syst. Comput.* **21** (2012) 1250010-1-17.
2. H. J. Carlin, Singular network elements, *IEEE Trans. Circuits Theor.* **11** (1964) 67–72.
3. S. K. Mitra, *Analysis and Synthesis of Linear Active Networks* (John Wiley, New York, 1969).
4. L. T. Bruton, *RC Active Circuits Theory and Design* (Prentice Hall Inc., New Jersey, 1980).
5. W. G. Hua, Y. Fukui, K. Kubota and K. Watanabe, Voltage-mode to current-mode conversion by an extended dual transformation, *IEEE Int. Symp. Circuits and Systems, ISCAS*, Vol. 3 (1991), pp. 1833–1836.
6. C. M. Chang, B. M. Al-Hashimi and J. N. Ross, Unified active filter biquad structures, *IEE Proc. Circuits Dev. Syst.* **151** (2004) 273–277.
7. D. G. Haigh, F. Q. Tan and C. Papavassiliou, Systematic synthesis of active-RC circuit building-blocks, *Analog Integr. Circuits Signal Process.* **43** (2005) 297–315.
8. I. A. Awad and A. M. Soliman, Inverting second-generation current conveyors: The missing building blocks, CMOS realizations and applications, *Int. J. Electron.* **86** (1999) 413–432.
9. I. A. Awad and A. M. Soliman, A new approach to obtain alternative active building blocks realizations based on their ideal representations, *Frequenz* **54** (2000) 290–299.
10. I. A. Awad and A. M. Soliman, On the voltage mirrors and the current mirrors, *Analog Integr. Circuits Signal Process.* **32** (2002) 79–81.
11. B. Stefanelli and A. Kaiser, A  $2\ \mu\text{m}$  CMOS fifth order lowpass continuous time filter for video frequency applications, *IEEE J. Solid-State Circuits* **28** (1993) 713–718.
12. S. A. Mahmoud and A. M. Soliman, New CMOS fully differential difference transconductor and applications to fully differential filters suitable for VLSI, *Microelectron. J.* **30** (1999) 169–192.
13. A. S. Sedra and K. C. Smith, A second generation current conveyor and its applications, *IEEE Trans. Circuits Theor.* **17** (1970) 132–134.
14. W. M. Snelgrove and A. A. Shoval, A balanced  $0.9\ \mu\text{m}$  transconductance C filter tunable over the VHF range, *IEEE J. Solid-State Circuits* **27** (1992) 314–323.

15. B. B. Bhattacharyya and M. N. S. Swamy, Network transposition and its application in synthesis, *IEEE Trans. Circuits Theor.* **18** (1971) 394–397.
16. A. M. Soliman, Adjoint network theorem and floating elements in NAM, *J. Circuits Syst. Comput.* **18** (2009) 597–616.
17. A. M. Soliman, Three port gyrator circuits using transconductance amplifiers or generalized conveyors, *Int. J. Electron. Commun.* **66** (2012) 286–293.
18. A. M. Soliman, Nodal admittance matrix and pathological realizations of BOOA, DDA, DDOFA and DDOMA, *Singapore J. Sci. Res.* **1** (2011) 149–163.
19. R. A. Saad and A. M. Soliman, A new approach for using the pathological mirror elements in the ideal representation of active devices, *Int. J. Circuits Theor. Appl.* **38** (2010) 148–178.
20. H. O. Elwan and A. M. Soliman, A novel CMOS differential voltage current conveyor and its applications, *IEE Proc. Circuits Dev. Syst.* **144** (1997) 195–200.
21. R. A. Saad and A. M. Soliman, Use of mirror elements in the active device synthesis by admittance matrix expansion, *IEEE Trans. Circuits Syst. I* **55** (2008) 2726–2735.
22. A. M. Soliman, A new active C differential input integrator using the DVCCS/DVCVS, *Int. J. Circuits Theor. Appl.* **7** (1979) 272–275.
23. R. L. Geiger and E. Sanchez-Sinencio, Active filter design using operational transconductance amplifiers: A tutorial, *IEEE Circuits Dev. Mag.* **1** (1985) 20–32.
24. P. V. Ananda Mohan, Generation of OTA-C filter structures from active RC filter structures, *IEEE Trans. Circuits Syst.* **37** (1990) 656–659.
25. J. Mahattanakul and C. Toumazou, Current mode versus voltage mode Gm-C biquad filters: What the theory says, *IEEE Trans. Circuits Syst. II* **45** (1998) 173–186.
26. Y. Tao and J. K. Fidler, Electronically tunable dual-OTA second-order sinusoidal oscillators/filters with non-interacting controls: A systematic synthesis approach, *IEEE Trans. Circuits Syst. I* **47** (2000) 117–129.
27. M. A. Tan and R. Schaumann, Design of a general biquadratic filter section with only transconductances and grounded capacitors, *IEEE Trans. Circuits Syst.* **35** (1988) 478–780.
28. R. Schaumann, M. S. Ghauri and K. R. Laker, *Design of Analog Filters Passive, Active RC and Switched Capacitor* (Prentice Hall, New Jersey, 1990).
29. C. Sanchez-Lopez, F. V. Fernandez, E. Tlelo-Cuautle and S. X. D. Tan, Pathological element-based active device models and their application to symbolic analysis, *IEEE Trans. Circuits Syst. I* **58** (2011) 1382–1395.