



## A Tunable Square Root Domain Oscillator

KARIM O. MOHAMMED\* AND AHMED M. SOLIMAN†

Department of Electronics and Communication, Faculty of Engineering, Cairo University, Giza, Egypt  
 E-mail: asoliman@idsc.net.e

Received June 2, 2004; Revised August 18, 2004; Accepted September 7, 2004

**Abstract.** This letter presents a square root domain oscillator; which inherits the tunability, linearity, and frequency response of square root domain filters. The oscillator is based on an extreme case of a second order bandpass filter with quality factor set to infinity. The oscillator function is demonstrated analytically and by simulation.

**Key Words:** square root domain, oscillators

### 1. Introduction

Square root domain filters constitute an emerging family of externally linear internally nonlinear (ELIN) circuits. As part of ELIN circuits they enjoy a very good bandwidth-linearity compromise, as well as demonstrating intrinsic tunability [1–3]. In the coming sections a proposal for a square root domain oscillator is presented. Section 2 presents the oscillator circuit and explains its derivation as a special case of a second order square root domain filter. Section 3 introduces the choice of building blocks used. Section 4 demonstrates the oscillator through time domain and frequency domain simulations.

### 2. From Second Order Bandpass to Oscillator

Square root domain filters are commonly designed using a transformed state space [3]. If a second order filter is designed using a direct programming state space, the results can be translated into a circuit as in Fig. 1 [4]. Square root domain filters use two current mode nonlinear building blocks, the first is called a geometric mean cell and it realizes the relation  $I_{\text{geomean}} = \sqrt{I_{\text{in}1} I_{\text{in}2}}$ . The second block is called squarer divider and as the name suggests it realizes  $I_{\text{sqdiv}} = I_{\text{in}1}^2 / I_{\text{in}2}$ . A cascade of these two blocks is traditionally called a “square

root transistor”. The filter in Fig. 1 is originally designed to obtain a low pass response at  $I_1$ , but by observation or a quick derivation it can be shown that the response at  $I_2$  is:

$$\frac{I_2}{I_{\text{in}}} = \frac{\frac{\sqrt{2K_2 I_A}}{C_2} s}{\frac{\sqrt{4K_1 K_2 I_B I_D}}{C_1 C_2} + \frac{\sqrt{2K_2 I_C}}{C_2} s + s^2} \quad (1)$$

Where  $K_i = \mu_n C \frac{W_i}{L_i}$  and  $i$  refers to the corresponding expanding transistor  $M_i$ .

This is the response of a bandpass filter with:

$$Q = \sqrt{\frac{C_2}{C_1}} \sqrt{\frac{K_1 \sqrt{4I_B I_D}}{K_2 \sqrt{2I_C}}} \quad (2)$$

$$\omega_o = \sqrt{\frac{\sqrt{4K_1 K_2 I_B I_D}}{C_1 C_2}} \quad (3)$$

One problem of this filter is its limited quality factor. Examination reveals that the independent geometric mean cell in Fig. 1 functions as a negative feedback block. Raising the current of this block causes the poles to shift to the left hand side, conversely reducing this current causes poles to approach the imaginary axis (and the quality factor to rise). Reducing or raising the current is as simple as reducing or raising the aspect ratios of output mirrors in the building block, the quality factor changes proportionately.

Taking this approach to the extreme one may reduce this current to zero, in effect removing the geometric mean cell altogether. This essentially raises the quality

\*Now with the Department of Electrical and Computer Engineering, University of California, Los Angeles, USA.

†Corresponding author.




Fig. 1. Second order square root domain filter.

factor to infinity, placing the poles on the imaginary axis. If the input current is also replaced by a DC current, and the circuit is modified to provide DC paths as in Fig. 2, the circuit reduces to an oscillator. The circuit equations are:

$$I_{DC}\sqrt{I_F} = \frac{C_2\dot{I}_2}{\sqrt{2K_2}} + I_1\sqrt{I_B} \quad (4)$$

$$I_{DC}\sqrt{I_E} + \frac{C_1\dot{I}_1}{\sqrt{2K_1}} = I_2\sqrt{I_D} \quad (5)$$

Differentiating Eq. (5) yields:

$$\frac{C_1}{\sqrt{2K_1}I_D}\ddot{I}_1 = \dot{I}_2 \quad (6)$$

Substituting (6) in (4):

$$I_1 = \frac{I_{DC}\sqrt{4K_1K_2I_DI_E}}{s^2 + \frac{\sqrt{4K_1K_2I_BI_D}}{C_1C_2}} \quad (7)$$




Fig. 2. Square root domain oscillator.




Fig. 3. Signal flow graph of second order filter.

And from (6):

$$I_2 = \frac{sI_{DC} \frac{\sqrt{2K_2I_F}}{C_2}}{s^2 + \frac{\sqrt{4K_1K_2I_BI_D}}{C_1C_2}} \quad (8)$$

Therefore the output currents are single tones with frequencies identical to (3). Tuning is maintained through current sources  $I_{B,D}$ .

Although square root domain filters are internally nonlinear, the oscillatory behavior may be tentatively explained in terms of feedback. The loop feedback in Fig. 1 is achieved through both the independent geometric mean cell and the square root transconductor. Figure 3 shows a signal flow graph of a linearized version of the filter. The signal flow graph is derived from the state equations of the circuit. The state equations for the circuit in Fig. 1 are:

$$\frac{C_1}{\sqrt{2K_1I_D}} \dot{I}_1 = I_2 \quad (9)$$

$$\frac{C_2}{\sqrt{2K_2}} \dot{I}_2 = I_{in}\sqrt{I_A} - I_1\sqrt{I_B} - I_2\sqrt{I_C} \quad (10)$$

Identification of feedback is straightforward from Fig. 3. The feedback gain is:

$$-\frac{\sqrt{4K_1K_2I_BI_D}}{s^2C_2C_1} - \frac{\sqrt{2K_2I_C}}{sC_2} \quad (11)$$

One way in which (11) can satisfy an oscillatory condition is if the second term vanishes, which is equivalent to removing the geometric mean cell in Fig. 1. Under this condition positive feedback is established and the oscillation frequency is found to be equal to (3).

### 3. Building Blocks

Operation of the oscillator will be limited by the accuracy of building blocks. In particular the shape of




Fig. 4. Modified geometric mean cell.

the resultant waveform will suffer greatly from secondary effects common in traditional square root domain building blocks. Early simulations showed that channel length modulation in particular can be detrimental to proper operation. Square root domain building blocks are based on a MOS translinear loop with special mirroring conditions. A typical example is the geometric mean cell from [3] which is based on a stacked MOS translinear loop. This circuit was modified to reduce channel length modulation, resulting in Fig. 4. The main loop responsible for basic operation is formed by deeply saturated transistors  $M_{1-4}$ . The modification is presented through transistor  $M_7$  which cascodes the output transistor, thus immunizing it from channel length modulation, and also  $M_5$  which reduces channel length modulation on  $M_4$ . The squarer divider used was adapted from the geometric mean cell. If one of the inputs of a geometric mean cell is exchanged with the output the result is a squarer divider. The squarer divider used is presented in Fig. 5. The main MOS translinear loop is still represented by transistors  $M_{1-4}$ . The remaining transistors are responsible for modifying impedances at the input and output to accommodate the exchange of ports. The aspect ratios used are shown in Table 1.

Table 1. Transistor aspect ratios.

Circuit/transistors	W/L in $\mu\text{m}/\mu\text{m}$
Modified geometric mean Fig. 4. $M_{1-5}$	2/1
Modified geometric mean Fig. 4. $M_{6,7}$	1/2
Modified squarer divider Fig. 5. All transistors	1/1






Fig. 7. Time domain response of the oscillator.

## References

1. D.R. Frey, "Log-domain filtering: An approach to current-mode filtering." *IEE Proc.*, vol. 140, pp. 406–416, 1993.
2. D. Perry and G.W. Roberts, "The design of log-domain filters based on the operational simulation of LC ladders." *IEEE Trans. Circuits Syst. II*, vol. 43, pp. 763–774, 1996.
3. M. Eskiyeerli and A. Payne, "Square root domain filter design and performance." *Analog Integrated Circuits and Signal Processing*, vol. 22, pp. 231–243, 2000.
4. K.O. Mohammed, "A comprehensive design method for square root domain filters." M.Sc. thesis, Cairo University, 2004.
5. C. Psychalinos and S. Vlassis, "A systematic design procedure for square-root-domain circuits based on the signal flow graph approach." *IEEE Trans. Circuits Syst. I*, vol. 49, pp. 1702–1712, 2002.