Pages that link to Networks-on-chip topology optimization subject to power, delay, and reliability constraints